NXP K32 L2 Reference guide

Type
Reference guide

This manual is also suitable for

K32 L2A Reference Manual
K32L2A41VLL1A, K32L2A31VLL1A, K32L2A41VLH1A,
K32L2A31VLH1A
Document Number: K32L2AxRM
Rev. 2, 01/2020
K32 L2A Reference Manual, Rev. 2, 01/2020
2 NXP Semiconductors
Contents
Section number Title Page
Chapter 1
About This Document
1.1 Overview.......................................................................................................................................................................43
1.1.1 Purpose...........................................................................................................................................................43
1.1.2 Audience........................................................................................................................................................ 43
1.2 Conventions.................................................................................................................................................................. 43
1.2.1 Numbering systems........................................................................................................................................43
1.2.2 Typographic notation..................................................................................................................................... 44
1.2.3 Special terms..................................................................................................................................................44
Chapter 2
Introduction
2.1 Overview.......................................................................................................................................................................45
2.2 K32 L2A introduction...................................................................................................................................................45
2.3 Feature Summary..........................................................................................................................................................45
2.4 Block Diagram..............................................................................................................................................................49
Chapter 3
Chip Configuration
3.1 Introduction...................................................................................................................................................................51
3.2 Clock gating..................................................................................................................................................................51
3.3 Module to Module Interconnects..................................................................................................................................52
3.3.1 Interconnection overview...............................................................................................................................52
3.3.2 Analog reference options............................................................................................................................... 52
3.4 Core Modules................................................................................................................................................................53
3.4.1 Introduction....................................................................................................................................................53
3.4.2 Arm Cortex M0+ core ...................................................................................................................................53
3.4.3 Debug facilities.............................................................................................................................................. 54
3.4.4 Buses, interconnects, and interfaces.............................................................................................................. 54
3.4.5 System tick timer........................................................................................................................................... 54
K32 L2A Reference Manual, Rev. 2, 01/2020
NXP Semiconductors 3
Section number Title Page
3.4.6 Caches............................................................................................................................................................ 54
3.4.7 Interrupt connections......................................................................................................................................55
3.4.8 Asynchronous Wake-up Interrupt Controller (AWIC).................................................................................. 59
3.5 System Modules............................................................................................................................................................60
3.5.1 Crossbar Switch............................................................................................................................................. 60
3.5.2 Low-Leakage Wake-up Unit (LLWU)...........................................................................................................61
3.5.3 DMAMUX.....................................................................................................................................................62
3.5.4 Watchdog (WDOG)....................................................................................................................................... 64
3.5.5 System Register File Configuration...............................................................................................................64
3.5.6 Peripheral Clock Control (PCC) Configuration.............................................................................................65
3.5.7 System Register File Configuration...............................................................................................................66
3.6 Security......................................................................................................................................................................... 67
3.6.1 CAU Configuration........................................................................................................................................67
3.7 Analog...........................................................................................................................................................................68
3.7.1 16-bit SAR ADC configuration..................................................................................................................... 68
3.7.2 CMP configuration.........................................................................................................................................70
3.7.3 VREF............................................................................................................................................................. 72
3.7.4 12-bit DAC configuration.............................................................................................................................. 74
3.8 Timers........................................................................................................................................................................... 75
3.8.1 Timer/PWM module configuration................................................................................................................75
3.8.2 LPIT............................................................................................................................................................... 77
3.8.3 Low Power Timer (LPTMR)......................................................................................................................... 78
3.8.4 RTC configuration......................................................................................................................................... 79
3.9 Communication interfaces............................................................................................................................................ 80
3.9.1 Universal Serial Bus (USB) FS Subsystem................................................................................................... 80
3.9.2 LPSPI configuration.......................................................................................................................................86
3.9.3 LPI2C.............................................................................................................................................................87
3.9.4 LPUART configuration..................................................................................................................................88
3.9.5 EMVSIM Configuration................................................................................................................................ 89
K32 L2A Reference Manual, Rev. 2, 01/2020
4 NXP Semiconductors
Section number Title Page
3.9.6 FlexIO ........................................................................................................................................................... 89
3.10 Human-machine interfaces (HMI)................................................................................................................................90
3.10.1 GPIO configuration........................................................................................................................................90
3.10.2 TSI configuration........................................................................................................................................... 91
3.11 Signal multiplexing integration.................................................................................................................................... 93
3.11.1 Signal multiplexing configuration................................................................................................................. 93
Chapter 4
Memory Map
4.1 Memory Map ............................................................................................................................................................... 95
4.2 SRAM sizes.................................................................................................................................................................. 95
4.3 System Memory Map....................................................................................................................................................95
4.3.1 Memory Map .................................................................................................................................................95
4.4 Flash Memory Maps..................................................................................................................................................... 97
4.4.1 Flash Memory Map........................................................................................................................................97
4.5 SRAM Memory Map....................................................................................................................................................98
4.6 Bit Manipulation Engine...............................................................................................................................................98
4.7 Peripheral bridge (AIPS-Lite) memory map.................................................................................................................99
4.7.1 AIPS0 Peripheral Slot Assignments.............................................................................................................. 99
4.7.2 AIPS1 Peripheral Slot Assignments.............................................................................................................. 103
Chapter 5
Clock Distribution
5.1 Introduction...................................................................................................................................................................107
5.2 Clock Sources............................................................................................................................................................... 108
5.3 SCG Output Clocks...................................................................................................................................................... 109
5.3.1 DIVCORE_CLK............................................................................................................................................109
5.3.2 DIVSLOW_CLK........................................................................................................................................... 109
5.3.3 Peripheral functional clocks...........................................................................................................................109
5.4 Peripheral Clock Summary...........................................................................................................................................112
5.5 DIV3 Peripheral Clocking............................................................................................................................................ 114
K32 L2A Reference Manual, Rev. 2, 01/2020
NXP Semiconductors 5
Section number Title Page
5.6 DIV1 Peripheral Clocking............................................................................................................................................ 115
5.7 Programming model......................................................................................................................................................116
5.8 Other Clock Sources..................................................................................................................................................... 117
5.8.1 OSC32KCLK.................................................................................................................................................117
5.8.2 LPO Low Power Oscillator............................................................................................................................117
5.9 Clock definitions...........................................................................................................................................................117
5.10 Clocking details............................................................................................................................................................ 118
5.11 Internal Clocking Requirements................................................................................................................................... 119
5.12 Clock divider values after reset.....................................................................................................................................120
5.13 Clock gating..................................................................................................................................................................121
5.14 Flash Memory Clock.....................................................................................................................................................121
Chapter 6
Reset and Boot
6.1 Introduction...................................................................................................................................................................123
6.2 Reset..............................................................................................................................................................................124
6.2.1 Power-on reset (POR).................................................................................................................................... 124
6.2.2 System reset sources...................................................................................................................................... 124
6.2.3 MCU resets.................................................................................................................................................... 127
6.2.4 RESET_b pin ................................................................................................................................................ 128
6.2.5 Debug resets...................................................................................................................................................129
6.3 Boot...............................................................................................................................................................................129
6.3.1 Boot sources...................................................................................................................................................129
6.3.2 FOPT boot options.........................................................................................................................................130
6.3.3 Boot sequence................................................................................................................................................ 131
Chapter 7
Power Management
7.1 Introduction...................................................................................................................................................................135
7.2 Clocking modes............................................................................................................................................................ 135
7.2.1 Partial Stop.....................................................................................................................................................135
K32 L2A Reference Manual, Rev. 2, 01/2020
6 NXP Semiconductors
Section number Title Page
7.2.2 DMA Wakeup................................................................................................................................................136
7.2.3 Compute Operation........................................................................................................................................137
7.2.4 Peripheral Doze..............................................................................................................................................138
7.2.5 Clock gating................................................................................................................................................... 139
7.3 Power Mode Architecture.............................................................................................................................................139
7.4 Power modes.................................................................................................................................................................139
7.5 Entering and exiting power modes............................................................................................................................... 142
7.6 Module operation in low-power modes........................................................................................................................ 142
Chapter 8
Security
8.1 Introduction...................................................................................................................................................................147
8.1.1 Debug security............................................................................................................................................... 147
8.1.2 Flash security................................................................................................................................................. 147
Chapter 9
Debug
9.1 Introduction...................................................................................................................................................................149
9.2 Debug port pin descriptions..........................................................................................................................................149
9.3 Debug and Trace Block diagram.................................................................................................................................. 150
9.4 SWD status and control registers..................................................................................................................................151
9.4.1 MDM-AP Control Register............................................................................................................................152
9.4.2 MDM-AP Status Register.............................................................................................................................. 153
9.5 Debug resets..................................................................................................................................................................155
9.6 Micro Trace Buffer (MTB)...........................................................................................................................................156
9.7 Debug in low-power modes..........................................................................................................................................156
9.8 Debug and security....................................................................................................................................................... 157
Chapter 10
Signal Multiplexing and Signal Descriptions
10.1 Introduction...................................................................................................................................................................159
10.2 Pinout............................................................................................................................................................................159
10.2.1 Package types.................................................................................................................................................159
K32 L2A Reference Manual, Rev. 2, 01/2020
NXP Semiconductors 7
Section number Title Page
10.2.2 Signal Multiplexing and Pin Assignments.....................................................................................................159
10.2.3 K32 L2A Pinouts........................................................................................................................................... 164
10.3 Module Signal Description Tables................................................................................................................................166
10.3.1 Core modules................................................................................................................................................. 166
10.3.2 System modules............................................................................................................................................. 167
10.3.3 Clock modules................................................................................................................................................167
10.3.4 Memories and memory interfaces..................................................................................................................167
10.3.5 Analog............................................................................................................................................................168
10.3.6 Timer Modules...............................................................................................................................................168
10.3.7 Communication interfaces............................................................................................................................. 169
10.3.8 Human-machine interfaces (HMI).................................................................................................................173
Chapter 11
Analog-to-Digital Converter (ADC)
11.1 Introduction...................................................................................................................................................................175
11.1.1 Features.......................................................................................................................................................... 175
11.1.2 Block diagram................................................................................................................................................176
11.2 ADC signal descriptions............................................................................................................................................... 177
11.2.1 Analog Power (VDDA)................................................................................................................................. 178
11.2.2 Analog Ground (VSSA).................................................................................................................................178
11.2.3 Voltage Reference Select...............................................................................................................................178
11.2.4 Analog Channel Inputs (ADx)....................................................................................................................... 179
11.2.5 Differential Analog Channel Inputs (DADx).................................................................................................179
11.3 Memory map and register definitions...........................................................................................................................179
11.3.1
ADC Status and Control Registers 1 (ADCx_SC1n).....................................................................................180
11.3.2
ADC Configuration Register 1 (ADCx_CFG1).............................................................................................184
11.3.3
ADC Configuration Register 2 (ADCx_CFG2).............................................................................................185
11.3.4
ADC Data Result Register (ADCx_Rn).........................................................................................................186
11.3.5
Compare Value Registers (ADCx_CVn)....................................................................................................... 188
11.3.6
Status and Control Register 2 (ADCx_SC2)..................................................................................................189
K32 L2A Reference Manual, Rev. 2, 01/2020
8 NXP Semiconductors
Section number Title Page
11.3.7
Status and Control Register 3 (ADCx_SC3)..................................................................................................191
11.3.8
ADC Offset Correction Register (ADCx_OFS).............................................................................................192
11.3.9
ADC Plus-Side Gain Register (ADCx_PG)...................................................................................................193
11.3.10
ADC Minus-Side Gain Register (ADCx_MG).............................................................................................. 193
11.3.11
ADC Plus-Side General Calibration Value Register (ADCx_CLPD)........................................................... 194
11.3.12
ADC Plus-Side General Calibration Value Register (ADCx_CLPS)............................................................195
11.3.13
ADC Plus-Side General Calibration Value Register (ADCx_CLP4)............................................................ 195
11.3.14
ADC Plus-Side General Calibration Value Register (ADCx_CLP3)............................................................ 196
11.3.15
ADC Plus-Side General Calibration Value Register (ADCx_CLP2)............................................................ 196
11.3.16
ADC Plus-Side General Calibration Value Register (ADCx_CLP1)............................................................ 197
11.3.17
ADC Plus-Side General Calibration Value Register (ADCx_CLP0)............................................................ 197
11.3.18
ADC Minus-Side General Calibration Value Register (ADCx_CLMD).......................................................198
11.3.19
ADC Minus-Side General Calibration Value Register (ADCx_CLMS)....................................................... 198
11.3.20
ADC Minus-Side General Calibration Value Register (ADCx_CLM4)....................................................... 199
11.3.21
ADC Minus-Side General Calibration Value Register (ADCx_CLM3)....................................................... 199
11.3.22
ADC Minus-Side General Calibration Value Register (ADCx_CLM2)....................................................... 200
11.3.23
ADC Minus-Side General Calibration Value Register (ADCx_CLM1)....................................................... 200
11.3.24
ADC Minus-Side General Calibration Value Register (ADCx_CLM0)....................................................... 201
11.4 Functional description...................................................................................................................................................201
11.4.1 Clock select and divide control......................................................................................................................202
11.4.2 Voltage reference selection............................................................................................................................203
11.4.3 Hardware trigger and channel selects............................................................................................................ 203
11.4.4 Conversion control.........................................................................................................................................204
11.4.5 Automatic compare function..........................................................................................................................212
11.4.6 Calibration function....................................................................................................................................... 213
11.4.7 User-defined offset function.......................................................................................................................... 215
11.4.8 Temperature sensor........................................................................................................................................216
11.4.9 MCU wait mode operation.............................................................................................................................217
11.4.10 MCU Normal Stop mode operation...............................................................................................................217
K32 L2A Reference Manual, Rev. 2, 01/2020
NXP Semiconductors 9
Section number Title Page
11.5 Initialization information.............................................................................................................................................. 218
11.5.1 ADC module initialization example.............................................................................................................. 219
11.6 Application information................................................................................................................................................221
11.6.1 External pins and routing............................................................................................................................... 221
11.6.2 Sources of error..............................................................................................................................................223
Chapter 12
Crossbar Switch Lite (AXBS-Lite)
12.1 Introduction...................................................................................................................................................................227
12.1.1 Features.......................................................................................................................................................... 227
12.2 Memory Map / Register Definition...............................................................................................................................228
12.3 Functional Description..................................................................................................................................................228
12.3.1 General operation...........................................................................................................................................228
Chapter 13
Bit Manipulation Engine2 (BME2)
13.1 Introduction...................................................................................................................................................................229
13.1.1 Features.......................................................................................................................................................... 230
13.1.2 Modes of operation........................................................................................................................................ 230
13.2 Memory map and register definition.............................................................................................................................230
13.3 Functional description...................................................................................................................................................231
13.3.1 BME decorated stores.................................................................................................................................... 231
13.3.2 BME decorated loads.....................................................................................................................................238
13.4 Application information................................................................................................................................................244
Chapter 14
Kinetis ROM Bootloader
14.1 Chip-Specific Information............................................................................................................................................ 247
14.1.1 Kinetis Bootloader Peripheral Pinmux.......................................................................................................... 247
14.1.2 Bootloader Memory Access...........................................................................................................................248
14.2 Introduction...................................................................................................................................................................248
14.3 Functional Description..................................................................................................................................................250
14.3.1 Memory Maps................................................................................................................................................250
K32 L2A Reference Manual, Rev. 2, 01/2020
10 NXP Semiconductors
Section number Title Page
14.3.2 The Kinetis Bootloader Configuration Area (BCA)......................................................................................251
14.3.3 Start-up Process..............................................................................................................................................253
14.3.4 Clock Configuration.......................................................................................................................................255
14.3.5 Bootloader Entry Point / API Tree.................................................................................................................256
14.3.6 Bootloader Protocol....................................................................................................................................... 257
14.3.7 Bootloader Packet Types............................................................................................................................... 262
14.3.8 Bootloader Command API.............................................................................................................................270
14.3.9 Bootloader Exit state......................................................................................................................................293
14.4 Peripherals Supported................................................................................................................................................... 294
14.4.1 LPI2C Peripheral............................................................................................................................................294
14.4.2 LPSPI Peripheral............................................................................................................................................296
14.4.3 QuadSPI Peripheral .......................................................................................................................................298
14.4.4 LPUART Peripheral.......................................................................................................................................307
14.4.5 USB peripheral...............................................................................................................................................309
14.5 Get/SetProperty Command Properties..........................................................................................................................313
14.5.1 Property Definitions.......................................................................................................................................314
14.6 SB File Decryption Support..........................................................................................................................................316
14.6.1 Decryption using MMCAU........................................................................................................................... 317
14.7 Verifying the application in flash using CRC-32......................................................................................................... 318
14.8 Kinetis Bootloader Status Error Codes.........................................................................................................................319
Chapter 15
Cryptographic Acceleration Unit (CAU)
15.1 Introduction...................................................................................................................................................................323
15.2 CAU Block Diagram.....................................................................................................................................................323
15.3 Overview.......................................................................................................................................................................325
15.4 Features.........................................................................................................................................................................326
15.5 Memory map/Register definition..................................................................................................................................326
15.5.1
Status Register (CAUx_CASR)..................................................................................................................... 328
15.5.2
Accumulator (CAUx_CAA).......................................................................................................................... 329
K32 L2A Reference Manual, Rev. 2, 01/2020
NXP Semiconductors 11
Section number Title Page
15.5.3
General Purpose Register (CAUx_CAn)....................................................................................................... 329
15.6 Functional description...................................................................................................................................................330
15.6.1 CAU programming model............................................................................................................................. 330
15.6.2 CAU integrity checks.....................................................................................................................................332
15.6.3 CAU commands.............................................................................................................................................334
15.7 Application/initialization information.......................................................................................................................... 341
15.7.1 Code example.................................................................................................................................................341
15.7.2 Assembler equate values................................................................................................................................342
Chapter 16
Comparator (CMP)
16.1 Introduction...................................................................................................................................................................345
16.1.1 CMP features..................................................................................................................................................345
16.1.2 6-bit DAC key features.................................................................................................................................. 346
16.1.3 ANMUX key features.................................................................................................................................... 346
16.1.4 CMP, DAC and ANMUX diagram................................................................................................................347
16.1.5 CMP block diagram....................................................................................................................................... 348
16.2 Memory map/register definitions..................................................................................................................................350
16.2.1
CMP Control Register 0 (CMPx_CR0)......................................................................................................... 350
16.2.2
CMP Control Register 1 (CMPx_CR1)......................................................................................................... 351
16.2.3
CMP Filter Period Register (CMPx_FPR).....................................................................................................353
16.2.4
CMP Status and Control Register (CMPx_SCR)...........................................................................................353
16.2.5
DAC Control Register (CMPx_DACCR)......................................................................................................354
16.2.6
MUX Control Register (CMPx_MUXCR).................................................................................................... 355
16.3 Functional description...................................................................................................................................................356
16.3.1 CMP functional modes...................................................................................................................................356
16.3.2 Power modes..................................................................................................................................................366
16.3.3 Startup and operation..................................................................................................................................... 367
16.3.4 Low-pass filter............................................................................................................................................... 368
16.4 CMP interrupts..............................................................................................................................................................370
K32 L2A Reference Manual, Rev. 2, 01/2020
12 NXP Semiconductors
Section number Title Page
16.5 DMA support................................................................................................................................................................ 370
16.6 CMP Asynchronous DMA support...............................................................................................................................371
16.7 Digital-to-analog converter...........................................................................................................................................372
16.8 DAC functional description.......................................................................................................................................... 372
16.8.1 Voltage reference source select......................................................................................................................372
16.9 DAC resets....................................................................................................................................................................373
16.10 DAC clocks...................................................................................................................................................................373
16.11 DAC interrupts..............................................................................................................................................................373
16.12 CMP Trigger Mode.......................................................................................................................................................373
Chapter 17
Cyclic Redundancy Check (CRC)
17.1 Introduction...................................................................................................................................................................375
17.1.1 Features.......................................................................................................................................................... 375
17.1.2 Block diagram................................................................................................................................................375
17.1.3 Modes of operation........................................................................................................................................ 376
17.2 Memory map and register descriptions.........................................................................................................................376
17.2.1 CRC Data register (CRC_DATA)................................................................................................................. 377
17.2.2 CRC Polynomial register (CRC_GPOLY).................................................................................................... 378
17.2.3 CRC Control register (CRC_CTRL)..............................................................................................................378
17.3 Functional description...................................................................................................................................................379
17.3.1 CRC initialization/reinitialization..................................................................................................................379
17.3.2 CRC calculations............................................................................................................................................380
17.3.3 Transpose feature........................................................................................................................................... 381
17.3.4 CRC result complement.................................................................................................................................383
Chapter 18
12-bit Digital-to-Analog Converter (DAC)
18.1 Introduction...................................................................................................................................................................385
18.2 Features.........................................................................................................................................................................385
18.3 Block diagram...............................................................................................................................................................385
K32 L2A Reference Manual, Rev. 2, 01/2020
NXP Semiconductors 13
Section number Title Page
18.4 Memory map/register definition................................................................................................................................... 386
18.4.1
DAC Data Low Register (DACx_DATnL)................................................................................................... 388
18.4.2
DAC Data High Register (DACx_DATnH).................................................................................................. 388
18.4.3
DAC Status Register (DACx_SR)................................................................................................................. 388
18.4.4
DAC Control Register (DACx_C0)............................................................................................................... 389
18.4.5
DAC Control Register 1 (DACx_C1)............................................................................................................ 391
18.4.6
DAC Control Register 2 (DACx_C2)............................................................................................................ 392
18.5 Functional description...................................................................................................................................................392
18.5.1 DAC data buffer operation.............................................................................................................................392
18.5.2 DMA operation.............................................................................................................................................. 393
18.5.3 Resets............................................................................................................................................................. 393
18.5.4 Low-Power mode operation...........................................................................................................................394
Chapter 19
Direct Memory Access Multiplexer (DMAMUX)
19.1 Introduction...................................................................................................................................................................395
19.1.1 Overview........................................................................................................................................................395
19.1.2 Features.......................................................................................................................................................... 396
19.1.3 Modes of operation........................................................................................................................................ 396
19.2 External signal description............................................................................................................................................397
19.3 Memory map/register definition................................................................................................................................... 397
19.3.1
Channel Configuration register (DMAMUXx_CHCFGn)............................................................................ 398
19.4 Functional description...................................................................................................................................................398
19.4.1 DMA channels with periodic triggering capability........................................................................................399
19.4.2 DMA channels with no triggering capability.................................................................................................401
19.4.3 Always-enabled DMA sources...................................................................................................................... 401
19.5 Initialization/application information........................................................................................................................... 403
19.5.1 Reset...............................................................................................................................................................403
19.5.2 Enabling and configuring sources..................................................................................................................403
Chapter 20
K32 L2A Reference Manual, Rev. 2, 01/2020
14 NXP Semiconductors
Section number Title Page
Enhanced Direct Memory Access (eDMA)
20.1 Introduction...................................................................................................................................................................407
20.1.1 eDMA system block diagram........................................................................................................................ 407
20.1.2 Block parts..................................................................................................................................................... 408
20.1.3 Features.......................................................................................................................................................... 409
20.2 Modes of operation....................................................................................................................................................... 410
20.3 Memory map/register definition................................................................................................................................... 411
20.3.1 TCD memory................................................................................................................................................. 411
20.3.2 TCD initialization.......................................................................................................................................... 411
20.3.3 TCD structure.................................................................................................................................................411
20.3.4 Reserved memory and bit fields.....................................................................................................................412
20.3.5
Control Register (DMAx_CR).......................................................................................................................418
20.3.6
Error Status Register (DMAx_ES).................................................................................................................421
20.3.7
Enable Request Register (DMAx_ERQ)........................................................................................................423
20.3.8
Enable Error Interrupt Register (DMAx_EEI)...............................................................................................425
20.3.9
Clear Enable Error Interrupt Register (DMAx_CEEI).................................................................................. 426
20.3.10
Set Enable Error Interrupt Register (DMAx_SEEI)...................................................................................... 427
20.3.11
Clear Enable Request Register (DMAx_CERQ)........................................................................................... 428
20.3.12
Set Enable Request Register (DMAx_SERQ)............................................................................................... 429
20.3.13
Clear DONE Status Bit Register (DMAx_CDNE)........................................................................................ 430
20.3.14
Set START Bit Register (DMAx_SSRT)...................................................................................................... 431
20.3.15
Clear Error Register (DMAx_CERR)............................................................................................................432
20.3.16
Clear Interrupt Request Register (DMAx_CINT)..........................................................................................433
20.3.17
Interrupt Request Register (DMAx_INT)......................................................................................................434
20.3.18
Error Register (DMAx_ERR)........................................................................................................................ 435
20.3.19
Hardware Request Status Register (DMAx_HRS)........................................................................................ 437
20.3.20
Enable Asynchronous Request in Stop Register (DMAx_EARS).................................................................439
20.3.21
Channel n Priority Register (DMAx_DCHPRIn).......................................................................................... 440
20.3.22
TCD Source Address (DMAx_TCDn_SADDR)........................................................................................... 441
K32 L2A Reference Manual, Rev. 2, 01/2020
NXP Semiconductors 15
Section number Title Page
20.3.23
TCD Signed Source Address Offset (DMAx_TCDn_SOFF)........................................................................441
20.3.24
TCD Transfer Attributes (DMAx_TCDn_ATTR).........................................................................................442
20.3.25
TCD Minor Byte Count (Minor Loop Mapping Disabled) (DMAx_TCDn_NBYTES_MLNO)................. 443
20.3.26 TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)
(DMAx_TCDn_NBYTES_MLOFFNO)....................................................................................................... 443
20.3.27 TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
(DMAx_TCDn_NBYTES_MLOFFYES)..................................................................................................... 445
20.3.28
TCD Last Source Address Adjustment (DMAx_TCDn_SLAST).................................................................446
20.3.29
TCD Destination Address (DMAx_TCDn_DADDR)................................................................................... 446
20.3.30
TCD Signed Destination Address Offset (DMAx_TCDn_DOFF)................................................................447
20.3.31 TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
(DMAx_TCDn_CITER_ELINKYES)...........................................................................................................447
20.3.32 TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
(DMAx_TCDn_CITER_ELINKNO).............................................................................................................449
20.3.33
TCD Last Destination Address Adjustment/Scatter Gather Address (DMAx_TCDn_DLASTSGA)...........450
20.3.34
TCD Control and Status (DMAx_TCDn_CSR).............................................................................................450
20.3.35 TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)
(DMAx_TCDn_BITER_ELINKYES)...........................................................................................................453
20.3.36 TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)
(DMAx_TCDn_BITER_ELINKNO).............................................................................................................454
20.4 Functional description...................................................................................................................................................455
20.4.1 eDMA basic data flow................................................................................................................................... 455
20.4.2 Fault reporting and handling..........................................................................................................................458
20.4.3 Channel preemption....................................................................................................................................... 461
20.4.4 Performance................................................................................................................................................... 461
20.5 Initialization/application information........................................................................................................................... 465
20.5.1 eDMA initialization....................................................................................................................................... 465
20.5.2 Programming errors....................................................................................................................................... 467
20.5.3 Arbitration mode considerations....................................................................................................................468
20.5.4 Performing DMA transfers............................................................................................................................ 468
K32 L2A Reference Manual, Rev. 2, 01/2020
16 NXP Semiconductors
Section number Title Page
20.5.5 Monitoring transfer descriptor status............................................................................................................. 472
20.5.6 Channel Linking.............................................................................................................................................474
20.5.7 Dynamic programming.................................................................................................................................. 475
20.5.8 Suspend/resume a DMA channel with active hardware service requests......................................................479
Chapter 21
Smart Card Interface Module (EMV SIM)
21.1 Introduction...................................................................................................................................................................481
21.1.1 Features.......................................................................................................................................................... 481
21.2 Block Diagram..............................................................................................................................................................482
21.3 Design Overview.......................................................................................................................................................... 482
21.4 Signal Description.........................................................................................................................................................484
21.5 Memory Map and Registers..........................................................................................................................................485
21.5.1
Version ID Register (EMVSIMx_VER_ID)..................................................................................................486
21.5.2
Parameter Register (EMVSIMx_PARAM)................................................................................................... 486
21.5.3
Clock Configuration Register (EMVSIMx_CLKCFG)................................................................................. 487
21.5.4
Baud Rate Divisor Register (EMVSIMx_DIVISOR)....................................................................................488
21.5.5
Control Register (EMVSIMx_CTRL)........................................................................................................... 489
21.5.6
Interrupt Mask Register (EMVSIMx_INT_MASK)......................................................................................493
21.5.7
Receiver Threshold Register (EMVSIMx_RX_THD)...................................................................................496
21.5.8
Transmitter Threshold Register (EMVSIMx_TX_THD).............................................................................. 496
21.5.9
Receive Status Register (EMVSIMx_RX_STATUS)....................................................................................498
21.5.10
Transmitter Status Register (EMVSIMx_TX_STATUS)..............................................................................501
21.5.11
Port Control and Status Register (EMVSIMx_PCSR)...................................................................................504
21.5.12
Receive Data Read Buffer (EMVSIMx_RX_BUF).......................................................................................506
21.5.13
Transmit Data Buffer (EMVSIMx_TX_BUF)...............................................................................................507
21.5.14
Transmitter Guard ETU Value Register (EMVSIMx_TX_GETU)...............................................................507
21.5.15
Character Wait Time Value Register (EMVSIMx_CWT_VAL)...................................................................508
21.5.16
Block Wait Time Value Register (EMVSIMx_BWT_VAL)........................................................................ 508
21.5.17
Block Guard Time Value Register (EMVSIMx_BGT_VAL)....................................................................... 509
K32 L2A Reference Manual, Rev. 2, 01/2020
NXP Semiconductors 17
Section number Title Page
21.5.18
General Purpose Counter 0 Timeout Value Register (EMVSIMx_GPCNT0_VAL)....................................509
21.5.19
General Purpose Counter 1 Timeout Value (EMVSIMx_GPCNT1_VAL).................................................. 510
21.6 Functional Description..................................................................................................................................................510
21.6.1 Initialization................................................................................................................................................... 510
21.6.2 Smart Card Interface and Control.................................................................................................................. 512
21.6.3 EMV SIM Receiver....................................................................................................................................... 515
21.6.4 EMV SIM Transmitter...................................................................................................................................519
21.6.5 LRC and CRC................................................................................................................................................ 521
21.6.6 Message Handling..........................................................................................................................................523
21.6.7 Protocol Timers..............................................................................................................................................525
21.6.8 Answer To Reset (ATR) Detection................................................................................................................528
Chapter 22
Flexible I/O (FlexIO)
22.1 Introduction...................................................................................................................................................................533
22.1.1 Overview........................................................................................................................................................533
22.1.2 Features.......................................................................................................................................................... 533
22.1.3 Block Diagram............................................................................................................................................... 534
22.1.4 Modes of operation........................................................................................................................................ 535
22.1.5 FlexIO Signal Descriptions............................................................................................................................535
22.2 Memory Map and Registers..........................................................................................................................................535
22.2.1 FLEXIO Register Descriptions......................................................................................................................535
22.3 Functional description...................................................................................................................................................565
22.3.1 Shifter operation.............................................................................................................................................565
22.3.2 Timer operation..............................................................................................................................................571
22.3.3 Pin operation.................................................................................................................................................. 573
22.4 Application Information................................................................................................................................................575
22.4.1 UART Transmit............................................................................................................................................. 575
22.4.2 UART Receive...............................................................................................................................................576
22.4.3 SPI Master......................................................................................................................................................578
K32 L2A Reference Manual, Rev. 2, 01/2020
18 NXP Semiconductors
Section number Title Page
22.4.4 SPI Slave........................................................................................................................................................580
22.4.5 I2C Master......................................................................................................................................................581
22.4.6 I2S Master......................................................................................................................................................583
22.4.7 I2S Slave........................................................................................................................................................ 585
22.4.8 Camera Interface............................................................................................................................................586
22.4.9 Motorola 68K/Intel 8080 Bus Interface.........................................................................................................587
22.4.10 Low Power State Machine............................................................................................................................. 589
Chapter 23
Flash Memory Controller (FMC)
23.1 Introduction...................................................................................................................................................................593
23.1.1 Overview........................................................................................................................................................593
23.1.2 Features.......................................................................................................................................................... 594
23.2 Modes of operation....................................................................................................................................................... 594
23.3 External signal description............................................................................................................................................594
23.4 Memory map and register descriptions.........................................................................................................................594
23.5 Flash Access Control (FAC) Function..........................................................................................................................595
23.5.1 Memory map and register definitions............................................................................................................ 595
23.5.2 FAC functional description............................................................................................................................595
23.6 Initialization and application information.....................................................................................................................601
Chapter 24
Flash Memory Module (FTFA)
24.1 Introduction...................................................................................................................................................................603
24.1.1 Features.......................................................................................................................................................... 604
24.1.2 Block Diagram............................................................................................................................................... 604
24.1.3 Glossary......................................................................................................................................................... 605
24.2 External Signal Description.......................................................................................................................................... 606
24.3 Memory Map and Registers..........................................................................................................................................607
24.3.1 Flash Configuration Field Description...........................................................................................................607
24.3.2 Program Flash IFR Map.................................................................................................................................607
K32 L2A Reference Manual, Rev. 2, 01/2020
NXP Semiconductors 19
Section number Title Page
24.3.3 Program Flash Erasable IFR Map..................................................................................................................608
24.3.4 Register Descriptions..................................................................................................................................... 609
24.4 Functional Description..................................................................................................................................................622
24.4.1 Flash Protection..............................................................................................................................................622
24.4.2 Flash Access Protection................................................................................................................................. 623
24.4.3 Interrupts........................................................................................................................................................ 625
24.4.4 Flash Operation in Low-Power Modes.......................................................................................................... 625
24.4.5 Functional Modes of Operation..................................................................................................................... 626
24.4.6 Flash Reads and Ignored Writes.................................................................................................................... 626
24.4.7 Read While Write (RWW).............................................................................................................................626
24.4.8 Flash Program and Erase................................................................................................................................626
24.4.9 Flash Command Operations...........................................................................................................................627
24.4.10 Margin Read Commands............................................................................................................................... 632
24.4.11 Flash Command Description..........................................................................................................................633
24.4.12 Security.......................................................................................................................................................... 652
24.4.13 Reset Sequence.............................................................................................................................................. 655
Chapter 25
Interrupt Multiplexer (INTMUX)
25.1 About this module.........................................................................................................................................................657
25.1.1 Introduction....................................................................................................................................................657
25.1.2 Features.......................................................................................................................................................... 657
25.1.3 Block diagram................................................................................................................................................657
25.2 Memory Map and register definition............................................................................................................................ 658
25.2.1
Channel n Control Status Register (INTMUXx_CHn_CSR)........................................................................ 659
25.2.2
Channel n Vector Number Register (INTMUXx_CHn_VEC)......................................................................660
25.2.3
Channel n Interrupt Enable Register (INTMUXx_CHn_IER_31_0)............................................................ 661
25.2.4
Channel n Interrupt Pending Register (INTMUXx_CHn_IPR_31_0)...........................................................661
25.3 Functional Description..................................................................................................................................................662
25.3.1 Configuring Output Channels........................................................................................................................ 662
K32 L2A Reference Manual, Rev. 2, 01/2020
20 NXP Semiconductors
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660
  • Page 661 661
  • Page 662 662
  • Page 663 663
  • Page 664 664
  • Page 665 665
  • Page 666 666
  • Page 667 667
  • Page 668 668
  • Page 669 669
  • Page 670 670
  • Page 671 671
  • Page 672 672
  • Page 673 673
  • Page 674 674
  • Page 675 675
  • Page 676 676
  • Page 677 677
  • Page 678 678
  • Page 679 679
  • Page 680 680
  • Page 681 681
  • Page 682 682
  • Page 683 683
  • Page 684 684
  • Page 685 685
  • Page 686 686
  • Page 687 687
  • Page 688 688
  • Page 689 689
  • Page 690 690
  • Page 691 691
  • Page 692 692
  • Page 693 693
  • Page 694 694
  • Page 695 695
  • Page 696 696
  • Page 697 697
  • Page 698 698
  • Page 699 699
  • Page 700 700
  • Page 701 701
  • Page 702 702
  • Page 703 703
  • Page 704 704
  • Page 705 705
  • Page 706 706
  • Page 707 707
  • Page 708 708
  • Page 709 709
  • Page 710 710
  • Page 711 711
  • Page 712 712
  • Page 713 713
  • Page 714 714
  • Page 715 715
  • Page 716 716
  • Page 717 717
  • Page 718 718
  • Page 719 719
  • Page 720 720
  • Page 721 721
  • Page 722 722
  • Page 723 723
  • Page 724 724
  • Page 725 725
  • Page 726 726
  • Page 727 727
  • Page 728 728
  • Page 729 729
  • Page 730 730
  • Page 731 731
  • Page 732 732
  • Page 733 733
  • Page 734 734
  • Page 735 735
  • Page 736 736
  • Page 737 737
  • Page 738 738
  • Page 739 739
  • Page 740 740
  • Page 741 741
  • Page 742 742
  • Page 743 743
  • Page 744 744
  • Page 745 745
  • Page 746 746
  • Page 747 747
  • Page 748 748
  • Page 749 749
  • Page 750 750
  • Page 751 751
  • Page 752 752
  • Page 753 753
  • Page 754 754
  • Page 755 755
  • Page 756 756
  • Page 757 757
  • Page 758 758
  • Page 759 759
  • Page 760 760
  • Page 761 761
  • Page 762 762
  • Page 763 763
  • Page 764 764
  • Page 765 765
  • Page 766 766
  • Page 767 767
  • Page 768 768
  • Page 769 769
  • Page 770 770
  • Page 771 771
  • Page 772 772
  • Page 773 773
  • Page 774 774
  • Page 775 775
  • Page 776 776
  • Page 777 777
  • Page 778 778
  • Page 779 779
  • Page 780 780
  • Page 781 781
  • Page 782 782
  • Page 783 783
  • Page 784 784
  • Page 785 785
  • Page 786 786
  • Page 787 787
  • Page 788 788
  • Page 789 789
  • Page 790 790
  • Page 791 791
  • Page 792 792
  • Page 793 793
  • Page 794 794
  • Page 795 795
  • Page 796 796
  • Page 797 797
  • Page 798 798
  • Page 799 799
  • Page 800 800
  • Page 801 801
  • Page 802 802
  • Page 803 803
  • Page 804 804
  • Page 805 805
  • Page 806 806
  • Page 807 807
  • Page 808 808
  • Page 809 809
  • Page 810 810
  • Page 811 811
  • Page 812 812
  • Page 813 813
  • Page 814 814
  • Page 815 815
  • Page 816 816
  • Page 817 817
  • Page 818 818
  • Page 819 819
  • Page 820 820
  • Page 821 821
  • Page 822 822
  • Page 823 823
  • Page 824 824
  • Page 825 825
  • Page 826 826
  • Page 827 827
  • Page 828 828
  • Page 829 829
  • Page 830 830
  • Page 831 831
  • Page 832 832
  • Page 833 833
  • Page 834 834
  • Page 835 835
  • Page 836 836
  • Page 837 837
  • Page 838 838
  • Page 839 839
  • Page 840 840
  • Page 841 841
  • Page 842 842
  • Page 843 843
  • Page 844 844
  • Page 845 845
  • Page 846 846
  • Page 847 847
  • Page 848 848
  • Page 849 849
  • Page 850 850
  • Page 851 851
  • Page 852 852
  • Page 853 853
  • Page 854 854
  • Page 855 855
  • Page 856 856
  • Page 857 857
  • Page 858 858
  • Page 859 859
  • Page 860 860
  • Page 861 861
  • Page 862 862
  • Page 863 863
  • Page 864 864
  • Page 865 865
  • Page 866 866
  • Page 867 867
  • Page 868 868
  • Page 869 869
  • Page 870 870
  • Page 871 871
  • Page 872 872
  • Page 873 873
  • Page 874 874
  • Page 875 875
  • Page 876 876
  • Page 877 877
  • Page 878 878
  • Page 879 879
  • Page 880 880
  • Page 881 881
  • Page 882 882
  • Page 883 883
  • Page 884 884
  • Page 885 885
  • Page 886 886
  • Page 887 887
  • Page 888 888
  • Page 889 889
  • Page 890 890
  • Page 891 891
  • Page 892 892
  • Page 893 893
  • Page 894 894
  • Page 895 895
  • Page 896 896
  • Page 897 897
  • Page 898 898
  • Page 899 899
  • Page 900 900
  • Page 901 901
  • Page 902 902
  • Page 903 903
  • Page 904 904
  • Page 905 905
  • Page 906 906
  • Page 907 907
  • Page 908 908
  • Page 909 909
  • Page 910 910
  • Page 911 911
  • Page 912 912
  • Page 913 913
  • Page 914 914
  • Page 915 915
  • Page 916 916
  • Page 917 917
  • Page 918 918
  • Page 919 919
  • Page 920 920
  • Page 921 921
  • Page 922 922
  • Page 923 923
  • Page 924 924
  • Page 925 925
  • Page 926 926
  • Page 927 927
  • Page 928 928
  • Page 929 929
  • Page 930 930
  • Page 931 931
  • Page 932 932
  • Page 933 933
  • Page 934 934
  • Page 935 935
  • Page 936 936
  • Page 937 937
  • Page 938 938
  • Page 939 939
  • Page 940 940
  • Page 941 941
  • Page 942 942
  • Page 943 943
  • Page 944 944
  • Page 945 945
  • Page 946 946
  • Page 947 947
  • Page 948 948
  • Page 949 949
  • Page 950 950
  • Page 951 951
  • Page 952 952
  • Page 953 953
  • Page 954 954
  • Page 955 955
  • Page 956 956
  • Page 957 957
  • Page 958 958
  • Page 959 959
  • Page 960 960
  • Page 961 961
  • Page 962 962
  • Page 963 963
  • Page 964 964
  • Page 965 965
  • Page 966 966
  • Page 967 967
  • Page 968 968
  • Page 969 969
  • Page 970 970
  • Page 971 971
  • Page 972 972
  • Page 973 973
  • Page 974 974
  • Page 975 975
  • Page 976 976
  • Page 977 977
  • Page 978 978
  • Page 979 979
  • Page 980 980
  • Page 981 981
  • Page 982 982
  • Page 983 983
  • Page 984 984
  • Page 985 985
  • Page 986 986
  • Page 987 987
  • Page 988 988
  • Page 989 989
  • Page 990 990
  • Page 991 991
  • Page 992 992
  • Page 993 993
  • Page 994 994
  • Page 995 995
  • Page 996 996
  • Page 997 997
  • Page 998 998
  • Page 999 999
  • Page 1000 1000
  • Page 1001 1001
  • Page 1002 1002
  • Page 1003 1003
  • Page 1004 1004
  • Page 1005 1005
  • Page 1006 1006
  • Page 1007 1007
  • Page 1008 1008
  • Page 1009 1009
  • Page 1010 1010
  • Page 1011 1011
  • Page 1012 1012
  • Page 1013 1013
  • Page 1014 1014
  • Page 1015 1015
  • Page 1016 1016
  • Page 1017 1017
  • Page 1018 1018
  • Page 1019 1019
  • Page 1020 1020
  • Page 1021 1021
  • Page 1022 1022
  • Page 1023 1023
  • Page 1024 1024
  • Page 1025 1025
  • Page 1026 1026
  • Page 1027 1027
  • Page 1028 1028
  • Page 1029 1029
  • Page 1030 1030
  • Page 1031 1031
  • Page 1032 1032
  • Page 1033 1033
  • Page 1034 1034
  • Page 1035 1035
  • Page 1036 1036
  • Page 1037 1037
  • Page 1038 1038
  • Page 1039 1039
  • Page 1040 1040
  • Page 1041 1041
  • Page 1042 1042
  • Page 1043 1043
  • Page 1044 1044
  • Page 1045 1045
  • Page 1046 1046
  • Page 1047 1047
  • Page 1048 1048
  • Page 1049 1049
  • Page 1050 1050
  • Page 1051 1051
  • Page 1052 1052
  • Page 1053 1053
  • Page 1054 1054
  • Page 1055 1055
  • Page 1056 1056
  • Page 1057 1057
  • Page 1058 1058
  • Page 1059 1059
  • Page 1060 1060
  • Page 1061 1061
  • Page 1062 1062
  • Page 1063 1063
  • Page 1064 1064
  • Page 1065 1065
  • Page 1066 1066
  • Page 1067 1067
  • Page 1068 1068
  • Page 1069 1069
  • Page 1070 1070
  • Page 1071 1071
  • Page 1072 1072
  • Page 1073 1073
  • Page 1074 1074
  • Page 1075 1075
  • Page 1076 1076
  • Page 1077 1077
  • Page 1078 1078
  • Page 1079 1079
  • Page 1080 1080
  • Page 1081 1081
  • Page 1082 1082
  • Page 1083 1083
  • Page 1084 1084
  • Page 1085 1085
  • Page 1086 1086
  • Page 1087 1087
  • Page 1088 1088
  • Page 1089 1089
  • Page 1090 1090
  • Page 1091 1091
  • Page 1092 1092
  • Page 1093 1093
  • Page 1094 1094
  • Page 1095 1095
  • Page 1096 1096
  • Page 1097 1097
  • Page 1098 1098
  • Page 1099 1099
  • Page 1100 1100
  • Page 1101 1101
  • Page 1102 1102
  • Page 1103 1103
  • Page 1104 1104
  • Page 1105 1105
  • Page 1106 1106
  • Page 1107 1107
  • Page 1108 1108
  • Page 1109 1109
  • Page 1110 1110
  • Page 1111 1111
  • Page 1112 1112
  • Page 1113 1113
  • Page 1114 1114
  • Page 1115 1115
  • Page 1116 1116
  • Page 1117 1117
  • Page 1118 1118
  • Page 1119 1119
  • Page 1120 1120
  • Page 1121 1121
  • Page 1122 1122
  • Page 1123 1123
  • Page 1124 1124
  • Page 1125 1125
  • Page 1126 1126
  • Page 1127 1127
  • Page 1128 1128
  • Page 1129 1129
  • Page 1130 1130
  • Page 1131 1131
  • Page 1132 1132
  • Page 1133 1133
  • Page 1134 1134
  • Page 1135 1135
  • Page 1136 1136
  • Page 1137 1137
  • Page 1138 1138
  • Page 1139 1139
  • Page 1140 1140
  • Page 1141 1141
  • Page 1142 1142
  • Page 1143 1143
  • Page 1144 1144
  • Page 1145 1145
  • Page 1146 1146
  • Page 1147 1147
  • Page 1148 1148
  • Page 1149 1149
  • Page 1150 1150
  • Page 1151 1151
  • Page 1152 1152
  • Page 1153 1153
  • Page 1154 1154
  • Page 1155 1155
  • Page 1156 1156
  • Page 1157 1157
  • Page 1158 1158
  • Page 1159 1159
  • Page 1160 1160
  • Page 1161 1161
  • Page 1162 1162
  • Page 1163 1163
  • Page 1164 1164
  • Page 1165 1165
  • Page 1166 1166
  • Page 1167 1167
  • Page 1168 1168
  • Page 1169 1169
  • Page 1170 1170
  • Page 1171 1171
  • Page 1172 1172
  • Page 1173 1173
  • Page 1174 1174
  • Page 1175 1175
  • Page 1176 1176
  • Page 1177 1177
  • Page 1178 1178
  • Page 1179 1179
  • Page 1180 1180
  • Page 1181 1181
  • Page 1182 1182
  • Page 1183 1183
  • Page 1184 1184
  • Page 1185 1185
  • Page 1186 1186
  • Page 1187 1187
  • Page 1188 1188
  • Page 1189 1189
  • Page 1190 1190
  • Page 1191 1191
  • Page 1192 1192
  • Page 1193 1193
  • Page 1194 1194
  • Page 1195 1195
  • Page 1196 1196
  • Page 1197 1197
  • Page 1198 1198
  • Page 1199 1199
  • Page 1200 1200
  • Page 1201 1201
  • Page 1202 1202
  • Page 1203 1203
  • Page 1204 1204
  • Page 1205 1205
  • Page 1206 1206
  • Page 1207 1207
  • Page 1208 1208
  • Page 1209 1209
  • Page 1210 1210
  • Page 1211 1211
  • Page 1212 1212
  • Page 1213 1213
  • Page 1214 1214
  • Page 1215 1215
  • Page 1216 1216
  • Page 1217 1217
  • Page 1218 1218
  • Page 1219 1219
  • Page 1220 1220
  • Page 1221 1221
  • Page 1222 1222
  • Page 1223 1223
  • Page 1224 1224
  • Page 1225 1225
  • Page 1226 1226
  • Page 1227 1227
  • Page 1228 1228
  • Page 1229 1229
  • Page 1230 1230
  • Page 1231 1231
  • Page 1232 1232
  • Page 1233 1233
  • Page 1234 1234
  • Page 1235 1235
  • Page 1236 1236
  • Page 1237 1237
  • Page 1238 1238
  • Page 1239 1239
  • Page 1240 1240
  • Page 1241 1241
  • Page 1242 1242
  • Page 1243 1243
  • Page 1244 1244
  • Page 1245 1245
  • Page 1246 1246
  • Page 1247 1247
  • Page 1248 1248
  • Page 1249 1249
  • Page 1250 1250
  • Page 1251 1251
  • Page 1252 1252
  • Page 1253 1253
  • Page 1254 1254
  • Page 1255 1255
  • Page 1256 1256
  • Page 1257 1257
  • Page 1258 1258
  • Page 1259 1259
  • Page 1260 1260
  • Page 1261 1261
  • Page 1262 1262
  • Page 1263 1263
  • Page 1264 1264
  • Page 1265 1265
  • Page 1266 1266
  • Page 1267 1267
  • Page 1268 1268
  • Page 1269 1269
  • Page 1270 1270
  • Page 1271 1271
  • Page 1272 1272
  • Page 1273 1273
  • Page 1274 1274
  • Page 1275 1275
  • Page 1276 1276
  • Page 1277 1277
  • Page 1278 1278
  • Page 1279 1279
  • Page 1280 1280
  • Page 1281 1281
  • Page 1282 1282
  • Page 1283 1283
  • Page 1284 1284
  • Page 1285 1285
  • Page 1286 1286
  • Page 1287 1287
  • Page 1288 1288
  • Page 1289 1289
  • Page 1290 1290
  • Page 1291 1291
  • Page 1292 1292
  • Page 1293 1293
  • Page 1294 1294
  • Page 1295 1295
  • Page 1296 1296
  • Page 1297 1297
  • Page 1298 1298
  • Page 1299 1299
  • Page 1300 1300
  • Page 1301 1301
  • Page 1302 1302
  • Page 1303 1303
  • Page 1304 1304
  • Page 1305 1305
  • Page 1306 1306
  • Page 1307 1307
  • Page 1308 1308
  • Page 1309 1309
  • Page 1310 1310
  • Page 1311 1311
  • Page 1312 1312
  • Page 1313 1313
  • Page 1314 1314
  • Page 1315 1315
  • Page 1316 1316
  • Page 1317 1317
  • Page 1318 1318
  • Page 1319 1319
  • Page 1320 1320
  • Page 1321 1321
  • Page 1322 1322
  • Page 1323 1323
  • Page 1324 1324
  • Page 1325 1325
  • Page 1326 1326
  • Page 1327 1327
  • Page 1328 1328
  • Page 1329 1329
  • Page 1330 1330
  • Page 1331 1331
  • Page 1332 1332
  • Page 1333 1333
  • Page 1334 1334
  • Page 1335 1335
  • Page 1336 1336
  • Page 1337 1337
  • Page 1338 1338
  • Page 1339 1339
  • Page 1340 1340
  • Page 1341 1341
  • Page 1342 1342
  • Page 1343 1343
  • Page 1344 1344
  • Page 1345 1345
  • Page 1346 1346
  • Page 1347 1347
  • Page 1348 1348
  • Page 1349 1349
  • Page 1350 1350
  • Page 1351 1351
  • Page 1352 1352
  • Page 1353 1353
  • Page 1354 1354
  • Page 1355 1355
  • Page 1356 1356
  • Page 1357 1357
  • Page 1358 1358
  • Page 1359 1359
  • Page 1360 1360
  • Page 1361 1361
  • Page 1362 1362
  • Page 1363 1363
  • Page 1364 1364
  • Page 1365 1365
  • Page 1366 1366
  • Page 1367 1367
  • Page 1368 1368
  • Page 1369 1369
  • Page 1370 1370
  • Page 1371 1371
  • Page 1372 1372
  • Page 1373 1373
  • Page 1374 1374
  • Page 1375 1375
  • Page 1376 1376
  • Page 1377 1377
  • Page 1378 1378
  • Page 1379 1379

NXP K32 L2 Reference guide

Type
Reference guide
This manual is also suitable for

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI