NXP MWCT1x0xA Reference guide

Type
Reference guide

This manual is also suitable for

MWCT10x3A Reference Manual
Supports MWCT1003AVLH, MWCT1013AVLH
Document Number: MWCT10x3ARM
Rev. 2, 09/2016
MWCT10x3A Reference Manual, Rev. 2, 09/2016
2 NXP Semiconductors
Contents
Section number Title Page
Chapter 1
About This Document
1.1 Overview.......................................................................................................................................................................45
1.1.1 Purpose...........................................................................................................................................................45
1.1.2 Audience........................................................................................................................................................ 45
1.2 Conventions.................................................................................................................................................................. 45
1.2.1 Numbering systems........................................................................................................................................45
1.2.2 Typographic notation..................................................................................................................................... 46
1.2.3 Special terms..................................................................................................................................................46
Chapter 2
Introduction
2.1 Introduction...................................................................................................................................................................47
2.1.1 Core Overview............................................................................................................................................... 47
2.1.2 Memory Overview......................................................................................................................................... 48
2.1.3 Peripheral Overview...................................................................................................................................... 48
2.2 Application Examples...................................................................................................................................................48
2.3 Features.........................................................................................................................................................................48
2.3.1 MWCT10x3A product features..................................................................................................................... 49
2.3.2 Block Diagram............................................................................................................................................... 50
2.3.3 56800EX 32-bit core......................................................................................................................................51
2.3.4 Operation Parameters.....................................................................................................................................52
2.3.5 Packages.........................................................................................................................................................53
2.3.6 On-Chip Memory and Memory Protection....................................................................................................53
2.3.7 Peripherals......................................................................................................................................................53
2.3.7.1 System Modules.........................................................................................................................53
2.3.7.2 General Purpose I/O (GPIO)......................................................................................................55
2.3.7.3 Timers and PWM modules........................................................................................................ 55
2.3.7.4 Clock Modules........................................................................................................................... 57
MWCT10x3A Reference Manual, Rev. 2, 09/2016
NXP Semiconductors 3
Section number Title Page
2.3.7.5 Analog Modules.........................................................................................................................58
2.3.7.6 Communication Interfaces......................................................................................................... 59
2.3.7.7 Power Management....................................................................................................................61
Chapter 3
Chip Configuration
3.1 Introduction...................................................................................................................................................................63
3.2 Core Configuration....................................................................................................................................................... 63
3.3 System modules............................................................................................................................................................ 64
3.3.1 System Integration Module (SIM) Configuration..........................................................................................64
3.3.2 MCM Configuration...................................................................................................................................... 64
3.3.3 Inter-Peripheral Crossbar Switch (XBAR) and AND/OR/INVERT (AOI) Configuration........................... 65
3.3.3.1 Number of inputs and outputs....................................................................................................66
3.3.3.2 XBARA and XBARB Inputs..................................................................................................... 66
3.3.3.3 XBAR Interconnections.............................................................................................................67
3.3.3.4 XBARA Outputs........................................................................................................................68
3.3.3.5 AOI module register write protection........................................................................................ 70
3.3.4 Interrupt Controller (INTC) Configuration....................................................................................................70
3.3.4.1 Reset/Interrupt Vector Table......................................................................................................71
3.3.5 DMA Controller Configuration..................................................................................................................... 79
3.3.5.1 DMA channel assignments........................................................................................................ 79
3.3.6 Power Management Controller (PMC) Configuration...................................................................................80
3.4 Clock Modules..............................................................................................................................................................81
3.4.1 On-Chip Clock Synthesis (OCCS) Configuration......................................................................................... 81
3.5 Memories and Memory Interfaces................................................................................................................................82
3.5.1 Flash Memory Controller (FMC) Configuration........................................................................................... 82
3.5.2 Flash Memory Configuration.........................................................................................................................83
3.5.2.1 Flash memory types and terminology........................................................................................84
3.5.2.2 FTFL_FOPT Register................................................................................................................ 84
3.6 Security and Integrity....................................................................................................................................................84
MWCT10x3A Reference Manual, Rev. 2, 09/2016
4 NXP Semiconductors
Section number Title Page
3.6.1 Computer Operating Properly (COP) Module Configuration........................................................................84
3.6.1.1 COP low power clocks...............................................................................................................85
3.6.2 External Watchdog Monitor (EWM) Configuration......................................................................................85
3.6.2.1 EWM low power clocks.............................................................................................................86
3.6.2.2 EWM_OUT pin state in Low Power Modes..............................................................................86
3.6.2.3 EWM_IN signal......................................................................................................................... 87
3.6.3 Cyclic Redundancy Check (CRC) Configuration..........................................................................................87
3.7 Analog...........................................................................................................................................................................87
3.7.1 SAR Analog-to-Digital Converter (ADC) Configuration..............................................................................87
3.7.1.1 SAR ADC Instantiation............................................................................................................. 88
3.7.1.2 SAR ADC Channel Assignments.............................................................................................. 88
3.7.1.3 SAR ADC clock in stop modes..................................................................................................89
3.7.1.4 SAR ADC alternate clock..........................................................................................................89
3.7.1.5 SAR ADC Reference Options....................................................................................................89
3.7.1.6 SAR ADC Hardware Conversion Trigger Source..................................................................... 90
3.7.2 Cyclic Analog-to-Digital Converter (ADC) Configuration...........................................................................90
3.7.2.1 Cyclic ADC Instantiation...........................................................................................................90
3.7.2.2 Cyclic ADC SYNC Signal Connections....................................................................................91
3.7.2.3 Cyclic ADC and PWM Connections......................................................................................... 91
3.7.3 Comparator (CMP) Configuration.................................................................................................................91
3.7.3.1 Comparator Channel Assignments.............................................................................................92
3.7.3.2 Comparator Voltage References................................................................................................ 93
3.7.4 12-bit Digital-to-Analog Converter (DAC) Configuration............................................................................93
3.8 Timers and PWM..........................................................................................................................................................94
3.8.1 PWM Configuration.......................................................................................................................................94
3.8.1.1 PWM auxiliary signals and analog inputs..................................................................................95
3.8.2 PDB Configuration........................................................................................................................................ 95
3.8.2.1 PDB Trigger Connections..........................................................................................................96
3.8.3 PIT Configuration.......................................................................................................................................... 97
MWCT10x3A Reference Manual, Rev. 2, 09/2016
NXP Semiconductors 5
Section number Title Page
3.8.3.1 PIT low power clocks................................................................................................................ 97
3.8.3.2 PIT master/slave selection......................................................................................................... 98
3.8.4 TMR Configuration........................................................................................................................................98
3.9 Communication interfaces............................................................................................................................................ 99
3.9.1 CAN Configuration........................................................................................................................................99
3.9.1.1 FlexCAN3 glitch filter............................................................................................................... 99
3.9.1.2 FlexCAN3 Supervisor Mode..................................................................................................... 100
3.9.2 Serial Peripheral Interface (SPI) Configuration.............................................................................................100
3.9.3 Inter-Integrated Circuit (I2C) Configuration................................................................................................. 101
3.9.3.1 I2C module address matching to wake the device from stop mode...........................................102
3.9.4 SCI Configuration..........................................................................................................................................102
3.10 Human-machine interfaces (HMI)................................................................................................................................103
3.10.1 GPIO Configuration.......................................................................................................................................103
3.10.1.1 GPIO Port D[4:0] configuration................................................................................................ 104
3.10.1.2 GPIO unbonded pads................................................................................................................. 105
Chapter 4
Memory Map
4.1 Introduction...................................................................................................................................................................107
4.2 Program/Data Memory Maps....................................................................................................................................... 107
4.3 Core and System Peripheral Memory Map...................................................................................................................108
4.4 Slave Peripheral Memory Map..................................................................................................................................... 109
Chapter 5
Clock Distribution
5.1 Overview.......................................................................................................................................................................113
5.2 Clock definitions...........................................................................................................................................................113
5.3 System clock source configuration............................................................................................................................... 114
5.4 Module clocks...............................................................................................................................................................115
Chapter 6
Reset and Boot
6.1 Reset Configuration...................................................................................................................................................... 117
MWCT10x3A Reference Manual, Rev. 2, 09/2016
6 NXP Semiconductors
Section number Title Page
6.2 System Boot..................................................................................................................................................................118
6.2.1 FOPT boot options.........................................................................................................................................118
6.2.2 Boot Procedure for Normal Operation...........................................................................................................118
6.2.3 Boot sequence................................................................................................................................................ 119
Chapter 7
Power Management
7.1 Overview.......................................................................................................................................................................121
7.2 Architecture...................................................................................................................................................................121
7.3 External Supplies and Regulation.................................................................................................................................122
7.4 User Power Management Methods...............................................................................................................................122
7.5 Power Modes................................................................................................................................................................ 123
7.6 Power mode transitions.................................................................................................................................................125
Chapter 8
Signal Multiplexing and Signal Descriptions
8.1 Introduction...................................................................................................................................................................129
8.2 Signal Multiplexing Integration....................................................................................................................................129
8.3 Signal Multiplexing and Pin Assignments....................................................................................................................130
8.4 Pinout diagrams............................................................................................................................................................ 132
Chapter 9
Memory Resource Protection (MRP)
9.1 Overview.......................................................................................................................................................................135
9.2 Features.........................................................................................................................................................................136
9.3 Operation.......................................................................................................................................................................136
9.4 Programming Model Overview.................................................................................................................................... 140
9.5 Memory Resource Protection Restrictions................................................................................................................... 140
9.6 Base Address Setup.......................................................................................................................................................140
9.7 Programming Example................................................................................................................................................. 142
Chapter 10
Miscellaneous Control Module (MCM)
10.1 Introduction...................................................................................................................................................................145
MWCT10x3A Reference Manual, Rev. 2, 09/2016
NXP Semiconductors 7
Section number Title Page
10.1.1 Features.......................................................................................................................................................... 145
10.2 Memory Map/Register Descriptions.............................................................................................................................146
10.2.1 Crossbar switch (AXBS) slave configuration (MCM_PLASC)....................................................................147
10.2.2 Crossbar switch (AXBS) master configuration (MCM_PLAMC)................................................................ 147
10.2.3 Core control register (MCM_CPCR).............................................................................................................148
10.2.4 Core fault address register (MCM_CFADR).................................................................................................149
10.2.5 Core fault attributes register (MCM_CFATR).............................................................................................. 150
10.2.6 Core fault location register (MCM_CFLOC)................................................................................................ 151
10.2.7 Core fault interrupt enable register (MCM_CFIER)......................................................................................152
10.2.8 MCM interrupt status register (MCM_CFISR)............................................................................................. 152
10.2.9 Core fault data register (MCM_CFDTR).......................................................................................................153
10.2.10 Resource Protection Control Register (MCM_RPCR).................................................................................. 153
10.2.11 User Flash Base Address Register (MCM_UFLASHBAR)..........................................................................155
10.2.12 User Program RAM Base Address Register (MCM_UPRAMBAR)............................................................ 155
10.2.13 Resource Protection Other Stack Pointer (MCM_SRPOSP).........................................................................156
10.2.14 Memory Protection Illegal PC (MCM_SRPIPC)...........................................................................................156
10.2.15 Resource Protection Misaligned PC (MCM_SRPMPC)............................................................................... 158
10.3 Functional Description..................................................................................................................................................159
10.3.1 Core Data Fault Recovery Registers..............................................................................................................159
Chapter 11
System Integration Module (SIM)
11.1 Introduction...................................................................................................................................................................161
11.1.1 Overview........................................................................................................................................................161
11.1.2 Features.......................................................................................................................................................... 161
11.1.3 Modes of Operation....................................................................................................................................... 162
11.1.4 Block Diagram............................................................................................................................................... 163
11.2 Memory Map and Register Descriptions...................................................................................................................... 165
11.2.1 Control Register (SIM_CTRL)...................................................................................................................... 166
11.2.2 Reset Status Register (SIM_RSTAT)............................................................................................................ 168
MWCT10x3A Reference Manual, Rev. 2, 09/2016
8 NXP Semiconductors
Section number Title Page
11.2.3 Software Control Register (SIM_SCR0)....................................................................................................... 169
11.2.4 Software Control Register (SIM_SCR1)....................................................................................................... 170
11.2.5 Software Control Register (SIM_SCR2)....................................................................................................... 170
11.2.6 Software Control Register (SIM_SCR3)....................................................................................................... 170
11.2.7 Most Significant Half of JTAG ID (SIM_MSHID).......................................................................................171
11.2.8 Least Significant Half of JTAG ID (SIM_LSHID)....................................................................................... 172
11.2.9 Power Control Register (SIM_PWR)............................................................................................................ 173
11.2.10 Clock Output Select Register (SIM_CLKOUT)............................................................................................174
11.2.11 Peripheral Clock Rate Register (SIM_PCR)..................................................................................................176
11.2.12 Peripheral Clock Enable Register 0 (SIM_PCE0)......................................................................................... 177
11.2.13 Peripheral Clock Enable Register 1 (SIM_PCE1)......................................................................................... 179
11.2.14 Peripheral Clock Enable Register 2 (SIM_PCE2)......................................................................................... 181
11.2.15 Peripheral Clock Enable Register 3 (SIM_PCE3)......................................................................................... 182
11.2.16 STOP Disable Register 0 (SIM_SD0)........................................................................................................... 183
11.2.17 Peripheral Clock STOP Disable Register 1 (SIM_SD1)............................................................................... 186
11.2.18 Peripheral Clock STOP Disable Register 2 (SIM_SD2)............................................................................... 188
11.2.19 Peripheral Clock STOP Disable Register 3 (SIM_SD3)............................................................................... 190
11.2.20 I/O Short Address Location Register (SIM_IOSAHI)...................................................................................192
11.2.21 I/O Short Address Location Register (SIM_IOSALO)..................................................................................193
11.2.22 Protection Register (SIM_PROT)..................................................................................................................194
11.2.23 GPIOA LSBs Peripheral Select Register (SIM_GPSAL)..............................................................................196
11.2.24 GPIOC LSBs Peripheral Select Register (SIM_GPSCL)..............................................................................197
11.2.25 GPIOC MSBs Peripheral Select Register (SIM_GPSCH)............................................................................ 198
11.2.26 GPIOE LSBs Peripheral Select Register (SIM_GPSEL).............................................................................. 200
11.2.27 GPIOF LSBs Peripheral Select Register (SIM_GPSFL)...............................................................................201
11.2.28 GPIOF MSBs Peripheral Select Register (SIM_GPSFH)............................................................................. 202
11.2.29 Internal Peripheral Select Register 0 (SIM_IPS0)......................................................................................... 202
11.2.30 Miscellaneous Register 0 (SIM_MISC0).......................................................................................................205
11.2.31 Peripheral Software Reset Register 0 (SIM_PSWR0)...................................................................................206
MWCT10x3A Reference Manual, Rev. 2, 09/2016
NXP Semiconductors 9
Section number Title Page
11.2.32 Peripheral Software Reset Register 1 (SIM_PSWR1)...................................................................................207
11.2.33 Peripheral Software Reset Register 2 (SIM_PSWR2)...................................................................................208
11.2.34 Peripheral Software Reset Register 3 (SIM_PSWR3)...................................................................................210
11.2.35 Power Mode Register (SIM_PWRMODE)....................................................................................................211
11.2.36 Non-Volatile Memory Option Register 2 (High) (SIM_NVMOPT2H)........................................................ 212
11.2.37 Non-Volatile Memory Option Register 2 (Low) (SIM_NVMOPT2L)......................................................... 213
11.2.38 Non-Volatile Memory Option Register 3 (High) (SIM_NVMOPT3H)........................................................ 213
11.3 Functional Description..................................................................................................................................................214
11.3.1 Clock Generation Overview...........................................................................................................................214
11.3.2 Power-Down Modes Overview......................................................................................................................215
11.3.3 STOP and WAIT Mode Disable Function.....................................................................................................216
11.4 Resets............................................................................................................................................................................217
11.5 Clocks........................................................................................................................................................................... 217
11.6 Interrupts.......................................................................................................................................................................217
Chapter 12
Interrupt Controller (INTC)
12.1 Introduction...................................................................................................................................................................219
12.1.1 References......................................................................................................................................................219
12.1.2 Features.......................................................................................................................................................... 219
12.1.3 Modes of Operation....................................................................................................................................... 219
12.1.4 Block Diagram............................................................................................................................................... 220
12.2 Memory Map and Registers..........................................................................................................................................221
12.2.1 Interrupt Priority Register 0 (INTC_IPR0)....................................................................................................222
12.2.2 Interrupt Priority Register 1 (INTC_IPR1)....................................................................................................223
12.2.3 Interrupt Priority Register 2 (INTC_IPR2)....................................................................................................225
12.2.4 Interrupt Priority Register 3 (INTC_IPR3)....................................................................................................226
12.2.5 Interrupt Priority Register 4 (INTC_IPR4)....................................................................................................228
12.2.6 Interrupt Priority Register 5 (INTC_IPR5)....................................................................................................229
12.2.7 Interrupt Priority Register 6 (INTC_IPR6)....................................................................................................231
MWCT10x3A Reference Manual, Rev. 2, 09/2016
10 NXP Semiconductors
Section number Title Page
12.2.8 Interrupt Priority Register 8 (INTC_IPR8)....................................................................................................232
12.2.9 Interrupt Priority Register 9 (INTC_IPR9)....................................................................................................233
12.2.10 Interrupt Priority Register 10 (INTC_IPR10)................................................................................................234
12.2.11 Interrupt Priority Register 11 (INTC_IPR11)................................................................................................236
12.2.12 Interrupt Priority Register 12 (INTC_IPR12)................................................................................................237
12.2.13 Vector Base Address Register (INTC_VBA)................................................................................................ 238
12.2.14 Fast Interrupt 0 Match Register (INTC_FIM0)............................................................................................. 239
12.2.15 Fast Interrupt 0 Vector Address Low Register (INTC_FIVAL0)..................................................................239
12.2.16 Fast Interrupt 0 Vector Address High Register (INTC_FIVAH0)................................................................ 240
12.2.17 Fast Interrupt 1 Match Register (INTC_FIM1)............................................................................................. 240
12.2.18 Fast Interrupt 1 Vector Address Low Register (INTC_FIVAL1)..................................................................241
12.2.19 Fast Interrupt 1 Vector Address High Register (INTC_FIVAH1)................................................................ 241
12.2.20 IRQ Pending Register 0 (INTC_IRQP0)....................................................................................................... 241
12.2.21 IRQ Pending Register 1 (INTC_IRQP1)....................................................................................................... 242
12.2.22 IRQ Pending Register 2 (INTC_IRQP2)....................................................................................................... 242
12.2.23 IRQ Pending Register 3 (INTC_IRQP3)....................................................................................................... 243
12.2.24 IRQ Pending Register 4 (INTC_IRQP4)....................................................................................................... 243
12.2.25 IRQ Pending Register 5 (INTC_IRQP5)....................................................................................................... 244
12.2.26 IRQ Pending Register 6 (INTC_IRQP6)....................................................................................................... 244
12.2.27 Control Register (INTC_CTRL)....................................................................................................................245
12.3 Functional Description..................................................................................................................................................246
12.3.1 Normal Interrupt Handling.............................................................................................................................246
12.3.2 Interrupt Nesting............................................................................................................................................ 246
12.3.3 Fast Interrupt Handling.................................................................................................................................. 247
12.4 Interrupts.......................................................................................................................................................................247
Chapter 13
DMA Controller
13.1 Introduction...................................................................................................................................................................249
13.1.1 Overview........................................................................................................................................................249
MWCT10x3A Reference Manual, Rev. 2, 09/2016
NXP Semiconductors 11
Section number Title Page
13.1.2 Features.......................................................................................................................................................... 251
13.2 DMA Transfer Overview..............................................................................................................................................251
13.3 Memory Map/Register Definition.................................................................................................................................253
13.3.1 DMA Request Control Register (DMA_REQC)........................................................................................... 254
13.3.2
Source Address Register (DMA_SARn)....................................................................................................... 258
13.3.3
Destination Address Register (DMA_DARn)............................................................................................... 258
13.3.4
DMA Status Register / Byte Count Register (DMA_DSR_BCRn)...............................................................258
13.3.5
DMA Control Register (DMA_DCRn)..........................................................................................................261
13.4 Functional Description..................................................................................................................................................264
13.4.1 Transfer requests (Cycle-Steal and Continuous modes)................................................................................265
13.4.2 Channel initialization and startup.................................................................................................................. 265
13.4.2.1 Channel prioritization................................................................................................................ 265
13.4.2.2 Programming the DMA Controller Module...............................................................................266
13.4.3 Dual-Address Data Transfer Mode................................................................................................................267
13.4.4 Advanced Data Transfer Controls: Auto-Alignment.....................................................................................268
13.4.5 Termination....................................................................................................................................................269
Chapter 14
Power Management Controller (PMC)
14.1 Introduction...................................................................................................................................................................271
14.1.1 Overview........................................................................................................................................................271
14.1.2 Features.......................................................................................................................................................... 271
14.1.3 Modes of Operation....................................................................................................................................... 272
14.1.4 Block Diagram............................................................................................................................................... 273
14.2 Memory Map and Register Descriptions...................................................................................................................... 274
14.2.1 Control Register (PMC_CTRL).....................................................................................................................275
14.2.2 Status Register (PMC_STS)...........................................................................................................................276
14.3 Functional Description..................................................................................................................................................278
14.4 Resets............................................................................................................................................................................279
14.5 Clocks........................................................................................................................................................................... 279
MWCT10x3A Reference Manual, Rev. 2, 09/2016
12 NXP Semiconductors
Section number Title Page
14.6 Interrupts.......................................................................................................................................................................280
Chapter 15
Crossbar AND/OR/INVERT (AOI) Module
15.1 Introduction...................................................................................................................................................................281
15.1.1 Overview........................................................................................................................................................281
15.1.2 Features.......................................................................................................................................................... 283
15.1.3 Modes of Operation....................................................................................................................................... 283
15.2 External Signal Description.......................................................................................................................................... 283
15.3 Memory Map and Register Descriptions...................................................................................................................... 283
15.3.1
Boolean Function Term 0 and 1 Configuration Register for EVENTn (AOI_BFCRT01n)..........................285
15.3.2
Boolean Function Term 2 and 3 Configuration Register for EVENTn (AOI_BFCRT23n)..........................286
15.4 Functional Description..................................................................................................................................................288
15.4.1 Configuration Examples for the Boolean Function Evaluation.....................................................................289
15.4.2 AOI Timing Between Inputs and Outputs..................................................................................................... 290
Chapter 16
Inter-Peripheral Crossbar Switch A (XBARA)
16.1 Introduction...................................................................................................................................................................293
16.1.1 Overview........................................................................................................................................................293
16.1.2 Features.......................................................................................................................................................... 293
16.1.3 Modes of Operation....................................................................................................................................... 294
16.1.4 Block Diagram............................................................................................................................................... 294
16.2 Signal Descriptions.......................................................................................................................................................295
16.2.1 XBAR_OUT[0:NUM_OUT-1] - MUX Outputs........................................................................................... 295
16.2.2 XBAR_IN[0:NUM_IN-1] - MUX Inputs......................................................................................................295
16.2.3 DMA_REQ[n] - DMA Request Output(s).....................................................................................................295
16.2.4 DMA_ACK[n] - DMA Acknowledge Input(s)..............................................................................................295
16.2.5 INT_REQ[n] - Interrupt Request Output(s)...................................................................................................296
16.3 Memory Map and Register Descriptions...................................................................................................................... 296
16.3.1 Crossbar A Select Register 0 (XBARA_SEL0).............................................................................................297
MWCT10x3A Reference Manual, Rev. 2, 09/2016
NXP Semiconductors 13
Section number Title Page
16.3.2 Crossbar A Select Register 1 (XBARA_SEL1).............................................................................................298
16.3.3 Crossbar A Select Register 2 (XBARA_SEL2).............................................................................................298
16.3.4 Crossbar A Select Register 3 (XBARA_SEL3).............................................................................................299
16.3.5 Crossbar A Select Register 4 (XBARA_SEL4).............................................................................................299
16.3.6 Crossbar A Select Register 5 (XBARA_SEL5).............................................................................................300
16.3.7 Crossbar A Select Register 6 (XBARA_SEL6).............................................................................................300
16.3.8 Crossbar A Select Register 7 (XBARA_SEL7).............................................................................................301
16.3.9 Crossbar A Select Register 8 (XBARA_SEL8).............................................................................................301
16.3.10 Crossbar A Select Register 9 (XBARA_SEL9).............................................................................................302
16.3.11 Crossbar A Select Register 10 (XBARA_SEL10).........................................................................................302
16.3.12 Crossbar A Select Register 11 (XBARA_SEL11).........................................................................................303
16.3.13 Crossbar A Select Register 12 (XBARA_SEL12).........................................................................................303
16.3.14 Crossbar A Select Register 13 (XBARA_SEL13).........................................................................................304
16.3.15 Crossbar A Select Register 14 (XBARA_SEL14).........................................................................................304
16.3.16 Crossbar A Select Register 15 (XBARA_SEL15).........................................................................................305
16.3.17 Crossbar A Select Register 16 (XBARA_SEL16).........................................................................................305
16.3.18 Crossbar A Select Register 17 (XBARA_SEL17).........................................................................................306
16.3.19 Crossbar A Select Register 18 (XBARA_SEL18).........................................................................................306
16.3.20 Crossbar A Select Register 19 (XBARA_SEL19).........................................................................................307
16.3.21 Crossbar A Select Register 20 (XBARA_SEL20).........................................................................................307
16.3.22 Crossbar A Select Register 21 (XBARA_SEL21).........................................................................................308
16.3.23 Crossbar A Select Register 22 (XBARA_SEL22).........................................................................................308
16.3.24 Crossbar A Select Register 23 (XBARA_SEL23).........................................................................................309
16.3.25 Crossbar A Select Register 24 (XBARA_SEL24).........................................................................................309
16.3.26 Crossbar A Select Register 25 (XBARA_SEL25).........................................................................................310
16.3.27 Crossbar A Select Register 26 (XBARA_SEL26).........................................................................................310
16.3.28 Crossbar A Select Register 27 (XBARA_SEL27).........................................................................................311
16.3.29 Crossbar A Select Register 28 (XBARA_SEL28).........................................................................................311
16.3.30 Crossbar A Select Register 29 (XBARA_SEL29).........................................................................................312
MWCT10x3A Reference Manual, Rev. 2, 09/2016
14 NXP Semiconductors
Section number Title Page
16.3.31 Crossbar A Control Register 0 (XBARA_CTRL0)....................................................................................... 312
16.3.32 Crossbar A Control Register 1 (XBARA_CTRL1)....................................................................................... 314
16.4 Functional Description..................................................................................................................................................316
16.4.1 General...........................................................................................................................................................316
16.4.2 Functional Mode............................................................................................................................................ 317
16.5 Resets............................................................................................................................................................................317
16.6 Clocks........................................................................................................................................................................... 317
16.7 Interrupts and DMA Requests...................................................................................................................................... 317
Chapter 17
Inter-Peripheral Crossbar Switch B (XBARB): AOI Input
17.1 Introduction...................................................................................................................................................................319
17.2 Memory Map and Register Descriptions...................................................................................................................... 319
17.2.1 Crossbar B Select Register 0 (XBARB_SEL0)............................................................................................. 320
17.2.2 Crossbar B Select Register 1 (XBARB_SEL1)............................................................................................. 320
17.2.3 Crossbar B Select Register 2 (XBARB_SEL2)............................................................................................. 321
17.2.4 Crossbar B Select Register 3 (XBARB_SEL3)............................................................................................. 321
17.2.5 Crossbar B Select Register 4 (XBARB_SEL4)............................................................................................. 322
17.2.6 Crossbar B Select Register 5 (XBARB_SEL5)............................................................................................. 322
17.2.7 Crossbar B Select Register 6 (XBARB_SEL6)............................................................................................. 323
17.2.8 Crossbar B Select Register 7 (XBARB_SEL7)............................................................................................. 323
Chapter 18
On-Chip Clock Synthesis (OCCS)
18.1 Introduction...................................................................................................................................................................325
18.1.1 Overview........................................................................................................................................................325
18.1.2 Features.......................................................................................................................................................... 325
18.2 Modes of Operation...................................................................................................................................................... 326
18.2.1 Internal Clock Sources...................................................................................................................................327
18.2.2 Loop Controlled Pierce Crystal Oscillator.....................................................................................................327
18.2.3 External Clock Source - Crystal Oscillator Bypass Option........................................................................... 328
MWCT10x3A Reference Manual, Rev. 2, 09/2016
NXP Semiconductors 15
Section number Title Page
18.2.4 External Clock Source - CLKIN....................................................................................................................328
18.3 Block Diagram..............................................................................................................................................................330
18.4 Pin Description..............................................................................................................................................................331
18.4.1 External Clock Reference.............................................................................................................................. 331
18.4.2 Oscillator IO (XTAL, EXTAL)..................................................................................................................... 331
18.4.3 CLKO.............................................................................................................................................................331
18.5 Memory Map and Register Descriptions...................................................................................................................... 332
18.5.1 PLL Control Register (OCCS_CTRL)...........................................................................................................332
18.5.2 PLL Divide-By Register (OCCS_DIVBY)....................................................................................................334
18.5.3 OCCS Status Register (OCCS_STAT)..........................................................................................................335
18.5.4 Oscillator Control Register 1 (OCCS_OSCTL1)...........................................................................................337
18.5.5 Oscillator Control Register 2 (OCCS_OSCTL2)...........................................................................................338
18.5.6 External Clock Check Reference (OCCS_CLKCHKR)................................................................................340
18.5.7 External Clock Check Target (OCCS_CLKCHKT)......................................................................................341
18.5.8 Protection Register (OCCS_PROT)...............................................................................................................341
18.6 Functional Description..................................................................................................................................................342
18.7 Relaxation Oscillators...................................................................................................................................................346
18.7.1 Trimming Frequency on the Internal 8 MHz Relaxation Oscillator..............................................................346
18.7.2 Trimming Frequency on the Internal 32 kHz Relaxation Oscillator............................................................. 346
18.8 External Reference........................................................................................................................................................347
18.9 Crystal Oscillator.......................................................................................................................................................... 347
18.9.1 Switching Clock Sources............................................................................................................................... 347
18.10 Phase Locked Loop.......................................................................................................................................................349
18.10.1 PLL Recommended Range of Operation.......................................................................................................349
18.10.2 PLL Lock Time Specification........................................................................................................................349
18.10.2.1 Lock Time Definition.................................................................................................................349
18.10.2.2 Parametric Influences on Reaction Time...................................................................................349
18.11 PLL Frequency Lock Detector Block...........................................................................................................................350
18.12 Loss of Reference Clock Detector................................................................................................................................ 350
MWCT10x3A Reference Manual, Rev. 2, 09/2016
16 NXP Semiconductors
Section number Title Page
18.13 Resets............................................................................................................................................................................351
18.13.1 Resets............................................................................................................................................................. 351
18.14 Clocks........................................................................................................................................................................... 351
18.15 Interrupts.......................................................................................................................................................................352
Chapter 19
Flash Memory Controller (FMC)
19.1 Introduction...................................................................................................................................................................353
19.1.1 Overview........................................................................................................................................................353
19.1.2 Features.......................................................................................................................................................... 354
19.2 Modes of operation....................................................................................................................................................... 354
19.3 External signal description............................................................................................................................................354
19.4 Memory map and register descriptions.........................................................................................................................355
19.4.1 Flash Access Protection Register (FMC_PFAPR).........................................................................................359
19.4.2 Flash Bank 0 Control Register (FMC_PFB0CR).......................................................................................... 361
19.4.3 Flash Bank 1 Control Register (FMC_PFB1CR).......................................................................................... 363
19.4.4
Cache Tag Storage (FMC_TAGVDW0Sn)................................................................................................... 364
19.4.5
Cache Tag Storage (FMC_TAGVDW1Sn)................................................................................................... 365
19.4.6
Cache Tag Storage (FMC_TAGVDW2Sn)................................................................................................... 366
19.4.7
Cache Tag Storage (FMC_TAGVDW3Sn)................................................................................................... 367
19.4.8
Cache Data Storage (upper word) (FMC_DATAW0SnU)............................................................................367
19.4.9
Cache Data Storage (lower word) (FMC_DATAW0SnL)............................................................................ 368
19.4.10
Cache Data Storage (upper word) (FMC_DATAW1SnU)............................................................................368
19.4.11
Cache Data Storage (lower word) (FMC_DATAW1SnL)............................................................................ 369
19.4.12
Cache Data Storage (upper word) (FMC_DATAW2SnU)............................................................................369
19.4.13
Cache Data Storage (lower word) (FMC_DATAW2SnL)............................................................................ 370
19.4.14
Cache Data Storage (upper word) (FMC_DATAW3SnU)............................................................................370
19.4.15
Cache Data Storage (lower word) (FMC_DATAW3SnL)............................................................................ 371
19.5 Functional description...................................................................................................................................................371
19.5.1 Default configuration..................................................................................................................................... 371
MWCT10x3A Reference Manual, Rev. 2, 09/2016
NXP Semiconductors 17
Section number Title Page
19.5.2 Configuration options.................................................................................................................................... 372
19.5.3 Wait states......................................................................................................................................................372
19.5.4 Speculative reads............................................................................................................................................373
19.6 Initialization and application information.....................................................................................................................374
Chapter 20
Flash Memory Module (FTFL)
20.1 Introduction...................................................................................................................................................................375
20.1.1 Features.......................................................................................................................................................... 376
20.1.1.1 Program Flash Memory Features...............................................................................................376
20.1.1.2 FlexNVM Memory Features......................................................................................................376
20.1.1.3 FlexRAM Features.....................................................................................................................376
20.1.1.4 Other Flash Memory Module Features...................................................................................... 377
20.1.2 Block Diagram............................................................................................................................................... 377
20.1.3 Glossary......................................................................................................................................................... 378
20.2 External Signal Description.......................................................................................................................................... 380
20.3 Memory Map and Registers..........................................................................................................................................380
20.3.1 Flash Configuration Field Description...........................................................................................................381
20.3.2 Program Flash IFR Map.................................................................................................................................381
20.3.2.1 Program Once Field................................................................................................................... 382
20.3.3 Data Flash IFR Map.......................................................................................................................................382
20.3.3.1 EEPROM Data Set Size.............................................................................................................382
20.3.3.2 FlexNVM Partition Code...........................................................................................................383
20.3.4 Register Descriptions..................................................................................................................................... 384
20.3.4.1 Flash Status Register (FTFL_FSTAT).......................................................................................386
20.3.4.2 Flash Configuration Register (FTFL_FCNFG)......................................................................... 387
20.3.4.3 Flash Security Register (FTFL_FSEC)......................................................................................389
20.3.4.4 Flash Option Register (FTFL_FOPT)........................................................................................390
20.3.4.5
Flash Common Command Object Registers (FTFL_FCCOBn)................................................391
20.3.4.6
Program Flash Protection Registers (FTFL_FPROTn)............................................................. 392
MWCT10x3A Reference Manual, Rev. 2, 09/2016
18 NXP Semiconductors
Section number Title Page
20.3.4.7 EEPROM Protection Register (FTFL_FEPROT)......................................................................394
20.3.4.8 Data Flash Protection Register (FTFL_FDPROT).................................................................... 395
20.4 Functional Description..................................................................................................................................................396
20.4.1 Flash Protection..............................................................................................................................................396
20.4.2 FlexNVM Description....................................................................................................................................398
20.4.2.1 FlexNVM Block Partitioning for FlexRAM..............................................................................398
20.4.2.2 EEPROM User Perspective....................................................................................................... 399
20.4.2.3 EEPROM Implementation Overview........................................................................................ 400
20.4.2.4 Write endurance to FlexRAM for EEPROM.............................................................................401
20.4.3 Interrupts........................................................................................................................................................ 402
20.4.4 Flash Operation in Low-Power Modes.......................................................................................................... 403
20.4.4.1 Wait Mode..................................................................................................................................403
20.4.4.2 Stop Mode..................................................................................................................................403
20.4.5 Functional Modes of Operation..................................................................................................................... 403
20.4.6 Flash Reads and Ignored Writes.................................................................................................................... 403
20.4.7 Read While Write (RWW).............................................................................................................................404
20.4.8 Flash Program and Erase................................................................................................................................404
20.4.9 Flash Command Operations...........................................................................................................................404
20.4.9.1 Command Write Sequence.........................................................................................................405
20.4.9.2 Flash Commands........................................................................................................................407
20.4.9.3 Flash Commands by Mode........................................................................................................ 410
20.4.9.4 Allowed Simultaneous Flash Operations...................................................................................410
20.4.10 Margin Read Commands............................................................................................................................... 411
20.4.11 Flash Command Description..........................................................................................................................412
20.4.11.1 Read 1s Block Command...........................................................................................................413
20.4.11.2 Read 1s Section Command........................................................................................................ 414
20.4.11.3 Program Check Command.........................................................................................................415
20.4.11.4 Read Resource Command..........................................................................................................416
20.4.11.5 Program Longword Command...................................................................................................417
MWCT10x3A Reference Manual, Rev. 2, 09/2016
NXP Semiconductors 19
Section number Title Page
20.4.11.6 Erase Flash Block Command.....................................................................................................419
20.4.11.7 Erase Flash Sector Command.................................................................................................... 420
20.4.11.8 Program Section Command....................................................................................................... 423
20.4.11.9 Read 1s All Blocks Command...................................................................................................425
20.4.11.10 Read Once Command................................................................................................................ 426
20.4.11.11 Program Once Command...........................................................................................................427
20.4.11.12 Erase All Blocks Command.......................................................................................................428
20.4.11.13 Verify Backdoor Access Key Command...................................................................................429
20.4.11.14 Program Partition Command..................................................................................................... 430
20.4.11.15 Set FlexRAM Function Command............................................................................................ 432
20.4.12 Security.......................................................................................................................................................... 434
20.4.12.1 Flash Memory Access by Mode and Security........................................................................... 434
20.4.12.2 Changing the Security State.......................................................................................................435
20.4.13 Reset Sequence.............................................................................................................................................. 436
Chapter 21
Computer Operating Properly (COP) Watchdog
21.1 Introduction...................................................................................................................................................................437
21.1.1 Features.......................................................................................................................................................... 437
21.1.2 Block Diagram............................................................................................................................................... 437
21.2 Memory Map and Registers..........................................................................................................................................438
21.2.1 COP Control Register (COP_CTRL).............................................................................................................439
21.2.2 COP Timeout Register (COP_TOUT)...........................................................................................................441
21.2.3 COP Counter Register (COP_CNTR)............................................................................................................441
21.2.4 COP Interrupt Value Register (COP_INTVAL)............................................................................................442
21.3 Functional Description..................................................................................................................................................442
21.3.1 COP after Reset..............................................................................................................................................443
21.3.2 Wait Mode Operation.....................................................................................................................................443
21.3.3 Stop Mode Operation.....................................................................................................................................443
21.3.4 Debug Mode Operation..................................................................................................................................443
MWCT10x3A Reference Manual, Rev. 2, 09/2016
20 NXP Semiconductors
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660
  • Page 661 661
  • Page 662 662
  • Page 663 663
  • Page 664 664
  • Page 665 665
  • Page 666 666
  • Page 667 667
  • Page 668 668
  • Page 669 669
  • Page 670 670
  • Page 671 671
  • Page 672 672
  • Page 673 673
  • Page 674 674
  • Page 675 675
  • Page 676 676
  • Page 677 677
  • Page 678 678
  • Page 679 679
  • Page 680 680
  • Page 681 681
  • Page 682 682
  • Page 683 683
  • Page 684 684
  • Page 685 685
  • Page 686 686
  • Page 687 687
  • Page 688 688
  • Page 689 689
  • Page 690 690
  • Page 691 691
  • Page 692 692
  • Page 693 693
  • Page 694 694
  • Page 695 695
  • Page 696 696
  • Page 697 697
  • Page 698 698
  • Page 699 699
  • Page 700 700
  • Page 701 701
  • Page 702 702
  • Page 703 703
  • Page 704 704
  • Page 705 705
  • Page 706 706
  • Page 707 707
  • Page 708 708
  • Page 709 709
  • Page 710 710
  • Page 711 711
  • Page 712 712
  • Page 713 713
  • Page 714 714
  • Page 715 715
  • Page 716 716
  • Page 717 717
  • Page 718 718
  • Page 719 719
  • Page 720 720
  • Page 721 721
  • Page 722 722
  • Page 723 723
  • Page 724 724
  • Page 725 725
  • Page 726 726
  • Page 727 727
  • Page 728 728
  • Page 729 729
  • Page 730 730
  • Page 731 731
  • Page 732 732
  • Page 733 733
  • Page 734 734
  • Page 735 735
  • Page 736 736
  • Page 737 737
  • Page 738 738
  • Page 739 739
  • Page 740 740
  • Page 741 741
  • Page 742 742
  • Page 743 743
  • Page 744 744
  • Page 745 745
  • Page 746 746
  • Page 747 747
  • Page 748 748
  • Page 749 749
  • Page 750 750
  • Page 751 751
  • Page 752 752
  • Page 753 753
  • Page 754 754
  • Page 755 755
  • Page 756 756
  • Page 757 757
  • Page 758 758
  • Page 759 759
  • Page 760 760
  • Page 761 761
  • Page 762 762
  • Page 763 763
  • Page 764 764
  • Page 765 765
  • Page 766 766
  • Page 767 767
  • Page 768 768
  • Page 769 769
  • Page 770 770
  • Page 771 771
  • Page 772 772
  • Page 773 773
  • Page 774 774
  • Page 775 775
  • Page 776 776
  • Page 777 777
  • Page 778 778
  • Page 779 779
  • Page 780 780
  • Page 781 781
  • Page 782 782
  • Page 783 783
  • Page 784 784
  • Page 785 785
  • Page 786 786
  • Page 787 787
  • Page 788 788
  • Page 789 789
  • Page 790 790
  • Page 791 791
  • Page 792 792
  • Page 793 793
  • Page 794 794
  • Page 795 795
  • Page 796 796
  • Page 797 797
  • Page 798 798
  • Page 799 799
  • Page 800 800
  • Page 801 801
  • Page 802 802
  • Page 803 803
  • Page 804 804
  • Page 805 805
  • Page 806 806
  • Page 807 807
  • Page 808 808
  • Page 809 809
  • Page 810 810
  • Page 811 811
  • Page 812 812
  • Page 813 813
  • Page 814 814
  • Page 815 815
  • Page 816 816
  • Page 817 817
  • Page 818 818
  • Page 819 819
  • Page 820 820
  • Page 821 821
  • Page 822 822
  • Page 823 823
  • Page 824 824
  • Page 825 825
  • Page 826 826
  • Page 827 827
  • Page 828 828
  • Page 829 829
  • Page 830 830
  • Page 831 831
  • Page 832 832
  • Page 833 833
  • Page 834 834
  • Page 835 835
  • Page 836 836
  • Page 837 837
  • Page 838 838
  • Page 839 839
  • Page 840 840
  • Page 841 841
  • Page 842 842
  • Page 843 843
  • Page 844 844
  • Page 845 845
  • Page 846 846
  • Page 847 847
  • Page 848 848
  • Page 849 849
  • Page 850 850
  • Page 851 851
  • Page 852 852
  • Page 853 853
  • Page 854 854
  • Page 855 855
  • Page 856 856
  • Page 857 857
  • Page 858 858
  • Page 859 859
  • Page 860 860
  • Page 861 861
  • Page 862 862
  • Page 863 863
  • Page 864 864
  • Page 865 865
  • Page 866 866
  • Page 867 867
  • Page 868 868
  • Page 869 869
  • Page 870 870
  • Page 871 871
  • Page 872 872
  • Page 873 873
  • Page 874 874
  • Page 875 875
  • Page 876 876
  • Page 877 877
  • Page 878 878
  • Page 879 879
  • Page 880 880
  • Page 881 881
  • Page 882 882
  • Page 883 883
  • Page 884 884
  • Page 885 885
  • Page 886 886
  • Page 887 887
  • Page 888 888
  • Page 889 889
  • Page 890 890
  • Page 891 891
  • Page 892 892
  • Page 893 893
  • Page 894 894
  • Page 895 895
  • Page 896 896
  • Page 897 897
  • Page 898 898
  • Page 899 899
  • Page 900 900
  • Page 901 901
  • Page 902 902
  • Page 903 903
  • Page 904 904
  • Page 905 905
  • Page 906 906
  • Page 907 907
  • Page 908 908
  • Page 909 909
  • Page 910 910
  • Page 911 911
  • Page 912 912
  • Page 913 913
  • Page 914 914
  • Page 915 915
  • Page 916 916
  • Page 917 917
  • Page 918 918
  • Page 919 919
  • Page 920 920
  • Page 921 921
  • Page 922 922
  • Page 923 923
  • Page 924 924
  • Page 925 925
  • Page 926 926
  • Page 927 927
  • Page 928 928
  • Page 929 929
  • Page 930 930
  • Page 931 931
  • Page 932 932
  • Page 933 933
  • Page 934 934
  • Page 935 935
  • Page 936 936
  • Page 937 937
  • Page 938 938
  • Page 939 939
  • Page 940 940
  • Page 941 941
  • Page 942 942
  • Page 943 943
  • Page 944 944
  • Page 945 945
  • Page 946 946
  • Page 947 947
  • Page 948 948
  • Page 949 949
  • Page 950 950
  • Page 951 951
  • Page 952 952
  • Page 953 953
  • Page 954 954
  • Page 955 955
  • Page 956 956
  • Page 957 957
  • Page 958 958
  • Page 959 959
  • Page 960 960
  • Page 961 961
  • Page 962 962
  • Page 963 963
  • Page 964 964
  • Page 965 965
  • Page 966 966
  • Page 967 967
  • Page 968 968
  • Page 969 969
  • Page 970 970
  • Page 971 971
  • Page 972 972
  • Page 973 973
  • Page 974 974
  • Page 975 975
  • Page 976 976
  • Page 977 977
  • Page 978 978
  • Page 979 979
  • Page 980 980
  • Page 981 981
  • Page 982 982
  • Page 983 983
  • Page 984 984
  • Page 985 985

NXP MWCT1x0xA Reference guide

Type
Reference guide
This manual is also suitable for

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI