NXP LPC3130FET180 User guide

Type
User guide

This manual is also suitable for

UM10314
LPC3130/31 User manual
Rev. 2 — 23 May 2012 User manual
Document information
Info Content
Keywords LPC3130, LPC3131, ARM9, USB
Abstract LPC3130/31 User manual
UM10314 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 2 of 558
Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: [email protected]
NXP Semiconductors
UM10314
LPC3130/31 User manual
Revision history
Rev Date Description
2 20120523 LPC3130/31 User manual
Modifications:
USB_ID pin connection to the event router removed.
Reset state of JTAG pins and GPIO0, GPIO1, and GPIO2 pins updated.
Table 584 “External signals of the JTAG module added.
Details about JTAG usage added (Section 2.2 to Section 2.4).
Editorial updates.
USB Hi-speed logo added.
Editorial updates.
UART fractional baud rate algorithm added (Section 5.5.1).
Bad block list page description updated for booting from NAND flash (Section 4.3.1).
EBN image format added to DFU boot mode description (Table 73).
Editorial updates throughout the user manual.
Changed pin VDDE_ESD (ball K11) to VDDE_IOC.
SPI time-out interrupt added (Section 4.3).
NAND buffer location (RAM0 and RAM1) added (Section 1.1).
1 20090304 LPC3130/31 User manual
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 3 of 558
1. Introduction
The NXP LPC3130/31 combine an 180 MHz ARM926EJ-S CPU core, High Speed USB
2.0 OTG, up to 192 KB SRAM, NAND Flash Controller, flexible external bus interface, four
channel 10-bit A/D, and a myriad of serial and parallel interfaces in a single chip targeted
at consumer, industrial, medical, and communication markets. To optimize system power
consumption, the LPC3130/31 has multiple power domains and a very flexible Clock
Generation Unit (CGU) that provides dynamic clock gating and scaling.
2. Features
2.1 Key features
CPU platform
180 MHz, 32-bit ARM926EJ-S
16 kB D-cache and 16 kB I-cache
Memory Management Unit (MMU)
Internal memory
96 kB (LPC3130) or 192 kB (LPC3131) embedded SRAM
External memory interface
NAND flash controller with 8-bit ECC
8/16-bit Multi-Port Memory Controller (MPMC): SDRAM and SRAM
Communication and connectivity
High-speed USB 2.0 (OTG, Host, Device) with on-chip PHY
Two I
2
S interfaces
Integrated master/slave SPI
Two master/slave I
2
C-bus interfaces
Fast UART
Memory Card Interface (MCI): MMC/SD/SDIO/CE-ATA
Four-channel 10-bit ADC
Integrated 4/8/16-bit 6800/8080 compatible LCD interface
System functions
Dynamic clock gating and scaling
Multiple power domains
Selectable boot-up: SPI flash, NAND flash, SD/MMC cards, UART, or USB
DMA controller
Four 32-bit timers
UM10314
Chapter 1: LPC3130/31 Introductory information
Rev. 2 — 23 May 2012 User manual
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 4 of 558
NXP Semiconductors
UM10314
Chapter 1: LPC3130/31 Introductory information
Watchdog timer
PWM module
Random Number Generator (RNG)
General Purpose I/O pins (GPIO)
Flexible and versatile interrupt structure
JTAG interface with boundary scan and ARM debug access
Operating voltage and temperature
Core voltage: 1.2 V
I/O voltage: 1.8 V, 3.3 V
Temperature: 40 C to +85 C
3. Ordering information
Table 1. Ordering information
Type number Package
Name Description Version
LPC3130 TFBGA180 Plastic thin fine pitch ball grid array package, 180 balls, body 12 x 12 x
0.8 mm
SOT570-2
LPC3131 TFBGA180 Plastic thin fine pitch ball grid array package, 180 balls, body 12 x 12 x
0.8 mm
SOT570-2
Table 2. Ordering options for LPC3130/31
Type number Core/bus
frequency
Total
SRAM
High-speed
USB
10-bit
ADC
channels
I
2
S/
I
2
C
-bus
MCI SDHC/
SDIO/
CE_ATA
Temperature
range
LPC3130 180 MHz/
90 MHz
96 kB Device/
Host/OTG
4 2 each yes 40 C to +85 C
LPC3131 180 MHz/
90 MHz
192 kB Device/
Host/OTG
4 2 each yes 40 C to +85 C
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 5 of 558
NXP Semiconductors
UM10314
Chapter 1: LPC3130/31 Introductory information
4. Block diagram
Fig 1. LPC3130/31 block diagram
96 kB ISRAM0
ARM926EJ-S
TEST/DEBUG
INTERFACE
DMA
CONTROLLER
MCI
SD/SDIO
USB 2.0
HIGH-SPEED
OTG
AHB TO
APB
BRIDGE 0
AHB TO
APB
BRIDGE 1
JTAG
interface
I2S0/1
I2C1
UART
LCD
SPI
SYSTEM CONTROL
PWM
CGU
I2C0
TIMER 0/1/2/3
WDT
IOCONFIG
10-bit ADC
EVENT ROUTER
RANDOM NUMBER
GENERATOR
APB slave group 3
NAND REGISTERS
DMA REGISTERS
APB slave group 4
APB slave group 2
APB slave group 1
APB slave group 0
LPC3130/3131
master
mastermaster
master slave
002aae124
slave
slave slave
AHB TO
APB
BRIDGE 2
slave
AHB TO
APB
BRIDGE 3
slave
AHB TO
APB
BRIDGE 4
slave
slave
96 kB ISRAM1
(1)
slave
ROM
INTERRUPT
CONTROLLLER
slave
slave
slave
slave
slave
Multilayer AHB Matrix
DATA
CACHE 16 kB
INSTRUCTION
CACHE 16 kB
PCM
MPMC
NAND CONTROLLER
BUFFER
(1)
LPC3131 only
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 6 of 558
NXP Semiconductors
UM10314
Chapter 1: LPC3130/31 Introductory information
5. Architectural overview
5.1 ARM926EJ-S
The processor embedded in the LPC3130/31 is the ARM926EJ-S. It is a member of the
ARM9 family of general-purpose microprocessors. The ARM926EJ-S is intended for
multi-tasking applications where full memory management, high performance, and low
power are important.
This module has the following features:
ARM926EJ-S processor core which uses a five-stage pipeline consisting of fetch,
decode, execute, memory, and write stages. The processor supports both the 32-bit
ARM and 16-bit Thumb instruction sets, which allows a trade off between high
performance and high code density. The ARM926EJ-S also executes an extended
ARMv5TE instruction set which includes support for Java byte code execution.
Contains an AMBA BIU for both data accesses and instruction fetches.
Memory Management Unit (MMU).
16 kB instruction and 16 kB data separate cache memories with an 8 word line length.
The caches are organized using Harvard architecture.
Little Endian is supported.
The ARM926EJ-S processor supports the ARM debug architecture and includes logic
to assist in both hardware and software debugging.
Supports dynamic clock gating for power reduction.
The processor core clock can be set equal to the AHB bus clock or to an integer
number times the AHB bus clock. The processor can be switched dynamically
between these settings.
ARM stall support.
5.2 Internal ROM Memory
The internal ROM memory is used to store the boot code of the LPC3130/31. After a
reset, the ARM processor will start its code execution from this memory.
The LPC3130/31 ROM memory has the following features:
Supports booting from SPI flash, NAND flash, SD/SDHC/MMC cards, UART, and
USB (DFU class) interfaces.
Supports option to perform CRC32 checking on the boot image.
Supports booting from managed NAND devices such as moviNAND, iNAND,
eMMC-NAND and eSD-NAND using SD/MMC boot mode.
Contains pre-defined MMU table (16 kB) for simple systems.
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 7 of 558
NXP Semiconductors
UM10314
Chapter 1: LPC3130/31 Introductory information
5.3 Internal RAM memory
The ISRAM (Internal Static Memory Controller) module is used as controller between the
AHB bus and the internal RAM memory. The internal RAM memory can be used as
working memory for the ARM processor and as temporary storage to execute the code
that is loaded by boot ROM from external devices such as SPI-flash, NAND flash, and
SD/MMC cards.
This module has the following features:
Capacity of 96 kB (LPC3130) or 192 kB (LPC3131).
On LPC3131 implemented as two independent 96 kB memory banks.
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 8 of 558
1. Introduction
The NAND flash controller is used to transfer data between the LPC3130/3131 and
external NAND flash devices.
1.1 Features
AHB/APB interface
AHB slave interface.
AHB interface supports 0,1 and 2 wait states.
2 SRAMs of 132 words, 32 bits per word used in a double buffering accessible via
the AHB bus. RAM0 at 0x7000 0000 and RAM1 at 0x7000 0400.
Programming by CPU via APB interface using zero wait states.
Little and big endian support.
Automatic flow control with the DMA controller, using ext_en/ext_ack signals.
NAND flash support
Dedicated interface to NAND flash devices.
Hardware controlled read and write data transfers.
Software controlled command and address transfers to support a wide range of
NAND flash devices.
GPIO mode.
Software control mode where the ARM is directly master of the NAND flash device.
Support for 8bit & 16bit NAND flash devices.
Support for 528 byte, 2K and 4K page NAND flash devices.
Programmable NAND timing parameters.
Support for up to 4 NAND flash device dies in parallel with dedicated chip select
and ready/busy pin per device.
Programmable default state of output signals.
Erased page detection.
EBI compatible.
Error correction
Two Reed-Solomon error correction codes, one offering 5 symbol error correction
and the other 8 symbol error correction capability. 5 symbol correcting code is of
length 469, dimension 459, and minimum distance 11 over GF(2
9
). 8 symbol
correcting code has length 475, dimension 459 and minimum distance 17 over
GF(2
9
).
Two parity generators.
Wear leveling and other extra information can be integrated into protected data.
Interrupts generated after completion of error correction task with 3 interrupt
registers.
UM10314
Chapter 2: LPC3130/31 NAND flash controller
Rev. 2 — 23 May 2012 User manual
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 9 of 558
NXP Semiconductors
UM10314
Chapter 2: LPC3130/31 NAND flash controller
Error correction statistics distributed to ARM using interrupt scheme.
Error correction can be turned on and off.
Remark: The wear-leveling algorithm ensures that data is stored in different flash pages
across the flash media. This not only extends its lifetime, but also ensures reliable
operation.
2. General description
2.1 Clock signals
The CGU provides different clocks to the NAND flash controller, see Table 23.
2.2 Reset signals
The CGU provides the following resets to the NAND flash controller (see
Section 13–4.2.2
).
1. AHB0_RESERT: Low-active, synchronous reset. Resets the logic in the ahb_clk
domain.
2. APB4_RESETN: Low-active, synchronous reset. Resets the logic in the PCLK
domain.
3. NANDFLASH_CTRL_NAND_RESET_N: High-active, synchronous reset. Resets the
logic in the main NAND flash controller nand_clk domain.
4. NANDFLASH_CTRL_ECC_RESET_N: High-active, synchronous reset. Resets the
logic in the ecc_clk domain.
2.3 Interrupt request
The NAND flash controller generates one interrupt request towards the CPU. The
interrupt sources are controlled by two sets of registers: NandIRQStatus1,
NandIRQMask1, NandIRQStatusRaw1 and NandIRQStatus2, NandIRQMask2,
NandIRQStatusRaw2. See Table 2–6
to Table 2–8 and Table 2–22 to Table 2–24 for a
description of interrupt sources.
Table 3. NAND flash controller clock overview
Clock name Clock
acronym
I/O Source/
Destination
Description
NANDFLASH_S0_CLK ahb_clk I CGU AHB port clock of the module
NANDFLASH_PCLK PCLK I CGU APB port clock of the module
NANDFLASH_NAND_CLK nand_clk I CGU Main clock for the module
NANDFLASH_ECC_CLK ecc_clk I CGU Main clock for ECC part in the
module. This clock should be
programmed to run
synchronously at half the
NANDFLASH_NAND_CLK in
CGU block.
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 10 of 558
NXP Semiconductors
UM10314
Chapter 2: LPC3130/31 NAND flash controller
2.4 DMA transfers
The NAND flash controller has DMA support by means of external enabling. The transfer
size is 128 words. DMA auto-flow control is supported only by DMA channel 4.
2.5 External pin connections
Table 2–4 gives an overview of the external connections to and from the NAND flash
controller.
3. Register overview
Table 2–5 indicates which registers reside in the NAND flash controller. The NAND RAM
buffers are also accessible at locations RAM0: 0x7000 0000 and RAM1: 0x7000 0400.
Table 4. NAND flash controller external pin overview
Pin name Interface Acronym Type
(Func.)
Reset
Value
Description
EBI_D_[15:0] EBI - I - 16 bits data from NAND flash
device
EBI_D_[15:0] - O all 0 16 bits data to NAND flash
device
NAND_NCS_0 CS1_n O 1 Low-active Chip Enable 0
NAND_NCS_1 CS2_n O 1 Low-active Chip Enable 1
NAND_NCS_2 CS3_n O 1 Low-active Chip Enable 2
NAND_NCS_3 CS4_n O 1 Low-active Chip Enable 3
EBI_NWE EBI WE_n O 1 Low-active Write Enable
EBI_DQM_0_NOE EBI RE_n O 1 Low-active Read Enable
EBI_A_0_ALE EBI ALE O 0 High-active Address Latch
Enable
EBI_A_1_CLE EBI CLE O 0 High-active Command Latch
Enable
mNAND_RYBN0 RnB0 I - Ready not Busy 0
mNAND_RYBN1 RnB1 I - Ready not Busy 1
mNAND_RYBN2 RnB2 I - Ready not Busy 2
mNAND_RYBN3 RnB3 I - Ready not Busy 3
Table 5. Register overview: NAND flash controller (register base address: 0x1700 0800)
Name Access Offset Description
NandIRQStatus1 R/W 0x00 Status register of first 32 bits interrupt register
NandIRQMask1 R/W 0x04 Mask register for first 32 bits interrupt register
NandIRQStatusRaw1 R/W 0x08 Unmasked status register of first 32 bits interrupt
register
NandConfig R/W 0x0C NAND flash controller configuration register
NandIOConfig R/W 0x10 Register which holds the default value settings for IO
signals
NandTiming1 R/W 0x14 First NAND flash controller timing register
NandTiming2 R/W 0x18 Second NAND flash controller timing register
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 11 of 558
NXP Semiconductors
UM10314
Chapter 2: LPC3130/31 NAND flash controller
4. Register description
4.1 NandIRQStatus1 register
In this register the status of the different interrupt sources can be checked. All interrupts
can be masked by the corresponding bit in the NandIRQMask register. A bit which has
been set can only be cleared by writing a '1' to this bit in this register. Table 2–6
gives a
description of this register.
NandSetCmd R/W 0x20 Register to send specific command towards NAND
flash device.
NandSetAddr R/W 0x24 Register to send specific address towards NAND flash
device
NandWriteData R/W 0x28 Register to send specific data towards NAND flash
device
NandSetCE R/W 0x2C Register to set all CE signals and WP_n signal
NandReadData R 0x30 Register to check read data from NAND flash device
NandCheckSTS R 0x34 Check status of 8 predefined interrupts
NandControlFlow W 0x38 Register which holds command to read and write pages
NandGPIO1 R/W 0x40 Register to program IO pins, which can be used as
GPIO
NandGPIO2 R 0x44 Register to program IO pins, which can be used as
GPIO
NandIRQStatus2 R/W 0x48 Status register of second 32 bits interrupt register
NandIRQMask2 R/W 0x4C Mask register for second 32 bits interrupt register
NandIRQStatusRaw2 R/W 0x50 Unmasked status register of second 32 bits interrupt
register
NandECCErrStatus R 0x78 ECC error status register in 8-symbol ECC mode
Table 5. Register overview: NAND flash controller (register base address: 0x1700 0800)
Name Access Offset Description
Table 6. NandIRQStatus1 register description (NandIRQStatus1, address 0x1700 0800)
Bit Symbol Access Reset
value
Description
31 INT31S R/W 0x0 mNAND_RYBN3 positive edge. Asserted after a positive edge of
the mNAND_RYBN3 signal.
30 INT30S R/W 0x0 mNAND_RYBN2 positive edge. Asserted after a positive edge of
the mNAND_RYBN2 signal.
29 INT29S R/W 0x0 mNAND_RYBN1 positive edge. Asserted after a positive edge of
the mNAND_RYBN1 signal.
28 INT28S R/W 0x0 mNAND_RYBN0 positive edge. Asserted after a positive edge of
the mNAND_RYBN0 signal.
27 INT27S R/W 0x0 RAM 1 erased. Whenever an erased page is read from flash (all
0xFF) this bit is asserted together with read page1 done.
26 INT26S R/W 0x0 RAM 0 erased. Whenever an erased page is read from flash (all
0xFF) this bit is asserted together with read page0 done.
25 INT25S R/W 0x0 Write page 1 done. Asserted when SRAM1 contents has been
written to the flash.
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 12 of 558
NXP Semiconductors
UM10314
Chapter 2: LPC3130/31 NAND flash controller
4.2 NandIRQMask1 register
Each bit in this register field masks the corresponding interrupt bit in the NandIRQStatus
register. Table 2–6
gives a description of this register.
24 INT24S R/W 0x0 Write page 0 done. Asserted when SRAM0 contents has been
written to the flash.
23 INT23S R/W 0x0 Read page 1 done. Asserted when SRAM1 contents has been
read from flash and stored in SRAM1 (not error corrected yet).
22 INT22S R/W 0x0 Read page 0 done. Asserted when SRAM0 contents has been
read from flash and stored in SRAM0 (not error corrected yet).
21 INT21S R/W 0x0 RAM 0 decoded. Asserted when the contents of SRAM0 has
been decoded. Each time bit21 or bit19 are activated, one other
bit will be activated too from the group Bit17-4 that indicates how
many errors were detected in the current code word.
20 INT20S R/W 0x0 RAM 0 encoded. Asserted when the contents of SRAM0 has
been encoded.
19 INT19S R/W 0x0 RAM 1 decoded. Asserted when the contents of SRAM1 has
been decoded. Each time bit21 or bit19 are activated, one other
bit will be activated too from the group Bit17-4 that indicates how
many errors were detected in the current code word.
18 INT18S R/W 0x0 RAM 1 encoded. Asserted when the contents of SRAM1 has
been encoded.
17 INT17S R/W 0x0 RAM 0 decoded with 0 errors
16 INT16S R/W 0x0 In 5bit ECC mode, this interrupt bit is set when a codeword with
one error is detected.
In 8bit ECC mode, this interrupt bit is set when a codeword with
at least one correctable error is detected. The number of errors
can then be extracted from the NandEccErrStatus(0x78) register.
15 INT15S R/W 0x0 RAM 0 decoded with 2 error
14 INT14S R/W 0x0 RAM 0 decoded with 3 error
13 INT13S R/W 0x0 RAM 0 decoded with 4 error
12 INT12S R/W 0x0 RAM 0 decoded with 5 error
11 INT11S R/W 0x0 RAM 0 uncorrectable
10 INT10S R/W 0x0 RAM 1 decoded with 0 errors
9 INT9S R/W 0x0 In 5bit ECC mode, this interrupt bit is set when a codeword with
one error is detected.
In 8bit ECC mode, this interrupt bit is set when a codeword with
at least one correctable error is detected. The number of errors
can then be extracted from the NandEccErrStatus(0x78) register.
8 INT8S R/W 0x0 RAM 1 decoded with 2 error
7 INT7S R/W 0x0 RAM 1 decoded with 3 error
6 INT6S R/W 0x0 RAM 1 decoded with 4 error
5 INT5S R/W 0x0 RAM 1 decoded with 5 error
4 INT4S R/W 0x0 RAM 1 uncorrectable
3:0 - - - Reserved
Table 6. NandIRQStatus1 register description (NandIRQStatus1, address 0x1700 0800)
Bit Symbol Access Reset
value
Description
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 13 of 558
NXP Semiconductors
UM10314
Chapter 2: LPC3130/31 NAND flash controller
4.3 NandIRQStatusRaw1 register
In this register the status of the different interrupt sources can be checked without
masking. A bit which has been set can only be cleared by writing a '1' to this bit in this
register. Table 2–8
gives a description of this register.
Table 7. NandIRQMask1 register description (NandIRQMask1, address 0x1700 0804)
Bit Symbol Access Reset Value Description
31 INT31M R/W 0x1 mNAND_RYBN3 positive edge mask
30 INT30M R/W 0x1 mNAND_RYBN2 positive edge mask
29 INT29M R/W 0x1 mNAND_RYBN1 positive edge mask
28 INT28M R/W 0x1 mNAND_RYBN0 positive edge mask
27 INT27M R/W 0x1 RAM 1 erased mask
26 INT26M R/W 0x1 RAM 0 erased mask
25 INT25M R/W 0x1 Write page 1 done mask
24 INT24M R/W 0x1 Write page 0 done mask
23 INT23M R/W 0x1 Read page 1 done mask
22 INT22M R/W 0x1 Read page 0 done mask
21 INT21M R/W 0x1 RAM 0 decoded mask
20 INT20M R/W 0x1 RAM 0 encoded mask
19 INT19M R/W 0x1 RAM 1 decoded mask
18 INT18M R/W 0x1 RAM 1 encoded mask
17 INT17M R/W 0x1 RAM 0 decoded with 0 errors mask
16 INT16M R/W 0x1 RAM 0 decoded with 1 error mask
15 INT15M R/W 0x1 RAM 0 decoded with 2 error mask
14 INT14M R/W 0x1 RAM 0 decoded with 3 error mask
13 INT13M R/W 0x1 RAM 0 decoded with 4 error mask
12 INT12M R/W 0x1 RAM 0 decoded with 5 error mask
11 INT11M R/W 0x1 RAM 0 uncorrectable mask
10 INT10M R/W 0x1 RAM 1 decoded with 0 errors mask
9 INT9M R/W 0x1 RAM 1 decoded with 1 error mask
8 INT8M R/W 0x1 RAM 1 decoded with 2 error mask
7 INT7M R/W 0x1 RAM 1 decoded with 3 error mask
6 INT6M R/W 0x1 RAM 1 decoded with 4 error mask
5 INT5M R/W 0x1 RAM 1 decoded with 5 error mask
4 INT4M R/W 0x1 RAM 1 uncorrectable mask
3:0 - - - Reserved
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 14 of 558
NXP Semiconductors
UM10314
Chapter 2: LPC3130/31 NAND flash controller
4.4 NandConfig register
This register is used to configure the NAND flash controller. Table 2–9 gives a description
of this register.
Table 8. NandIRQStatusRaw1 register description (NandIRQStatusRaw1, address 0x1700
0808)
Bit Symbol Access Reset value Description
31 INT31R R/W 0x0 mNAND_RYBN3 positive edge raw
value
30 INT30R R/W 0x0 mNAND_RYBN2 positive edge raw
value
29 INT29R R/W 0x0 mNAND_RYBN1 positive edge raw
value
28 INT28R R/W 0x0 mNAND_RYBN0 positive edge raw
value
27 INT27R R/W 0x0 RAM 1 erased raw value
26 INT26R R/W 0x0 RAM 0 erased raw value
25 INT25R R/W 0x0 Write page 1 done raw value
24 INT24R R/W 0x0 Write page 0 done raw value
23 INT23R R/W 0x0 Read page 1 done raw value
22 INT22R R/W 0x0 Read page 0 done raw value
21 INT21R R/W 0x0 RAM 0 decoded raw value
20 INT20R R/W 0x0 RAM 0 encoded raw value
19 INT19R R/W 0x0 RAM 1 decoded raw value
18 INT18R R/W 0x0 RAM 1 encoded raw value
17 INT17R R/W 0x0 RAM 0 decoded with 0 errors raw value
16 INT16R R/W 0x0 RAM 0 decoded with 1 error raw value
15 INT15R R/W 0x0 RAM 0 decoded with 2 error raw value
14 INT14R R/W 0x0 RAM 0 decoded with 3 error raw value
13 INT13R R/W 0x0 RAM 0 decoded with 4 error raw value
12 INT12R R/W 0x0 RAM 0 decoded with 5 error raw value
11 INT11R R/W 0x0 RAM 0 uncorrectable raw value
10 INT10R R/W 0x0 RAM 1 decoded with 0 errors raw value
9 INT9R R/W 0x0 RAM 1 decoded with 1 error raw value
8 INT8R R/W 0x0 RAM 1 decoded with 2 error raw value
7 INT7R R/W 0x0 RAM 1 decoded with 3 error raw value
6 INT6R R/W 0x0 RAM 1 decoded with 4 error raw value
5 INT5R R/W 0x0 RAM 1 decoded with 5 error raw value
4 INT4R R/W 0x0 RAM 1 uncorrectable raw value
3:0 - - - Reserved
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 15 of 558
NXP Semiconductors
UM10314
Chapter 2: LPC3130/31 NAND flash controller
Table 9. NandConfig register description (NandConfig, address 0x1700 080C)
Bit Symbol Access Reset
value
Description
31:13 - - - reserved
12 ECC_MODE R/W 0x0 ECC mode
0: 5 bit ECC mode selected
1: 8 bit ECC mode selected
11:10 TL R/W 0x0 Transfer limit, determines the number of bytes
written/read to the NAND flash in one step.
00/11: 528 bytes
01: 516 bytes
10: 512 bytes
9 - - - reserved
8 DC R/W 0x1 Deactivate CE enable
0: When the NAND flash is forced off the EBI bus by a
backoff signal, the CE is not deactivated
1: When the NAND flash is forced off the EBI bus by a
backoff signal, the CE is deactivated
7 M R/W 0x0 512 mode
0 : The ECC encoding is started automatically after
programming byte 516 in the SRAM. To be used when
byte 513-516 need to be written to the flash (previous
data will be written in this field)
1 : The ECC encoding is started automatically after
programming byte 512 in the SRAM. To be used when
byte 513-516 do not need to be written to the flash
(previous data will be written in this field)
6:5 LC R/W 0x0 Latency Configuration
0x0 : zero wait state
0x1 : one wait state
0x2 : two wait state
4 ES R/W 0x0 Endianess setting
0 : little endian
1 : big endian
3 DE R/W 0x0 DMA external enable
0: disables the automatic flow control with DMA
1: enables the automatic flow control with DMA
2 - - 0x0 reserved
1 WD R/W 0x0 Wide device
0 : 8 bit NAND device mode
1 : 16 bit NAND device mode
0 EC R/W 0x0 ECC on
0 : error correction off
1 : error correction on
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 16 of 558
NXP Semiconductors
UM10314
Chapter 2: LPC3130/31 NAND flash controller
4.5 NandIOConfig register
This register defines the default values of the outputs to the NAND flash device. Default
values are put on the outputs when the NAND flash controller is in idle state. Table 2–10
gives a description of this register.
4.6 NandTiming1 register
In this register the first set of NAND interface timing characteristics can be programmed.
Each timing parameter can be set from 7 nand_clk (NANDFLASH_NAND_CLK) clock
cycles to 1 nand_clk clock cycle. (A programmed zero value is treated as a one).
Table 2–11
gives a description of this register.
Using tSRD and tDRD the data input circuitry can be tuned for optimal performance.
Using the lower bit of these parameters one can select between clocking in on the positive
edge of nand_clk or on the negative edge. The remaining bit(s) add extra nand_clk delay
cycles to the data clock-in moment.
Table 10. NandIOConfig register description (NandIOConfig, address 0x1700 0810)
Bit Symbol Access Reset Description
31:25 - - - Reserved
24 NI R/W 0x0 Nand IO drive default
0 : IO pad is in input mode
1 : IO pad is in output mode, data is driven
on the pads.
23:8 DN R/W 0x0 Data to NAND default
data_to_nand[15:0] value
7:6 CD R/W 0x0 CLE default
“00” : ‘0’
other values : ‘1’
5:4 AD R/W 0x0 ALE default
“00” : ‘0’
other values : ‘1’
3:2 WD R/W 0x1 WE_n default
“00” : ‘0’
other values : ‘1’
1:0 RD R/W 0x1 RE_n defaul“00” : ‘0
other values : ‘1’
Table 11. NandTiming1 register description (NandTiming1, address 0x1700 0814)
Bit Symbol Access Reset value Description
31:22 - - - Reserved
21:20 TSRD R/W 0x0 Single data input delay
The number of clock cycles between the
rising edge of the RE signal and the cycle
that the data is clocked in by the controller in
case of software controlled single read
access
19 - - - Reserved
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 17 of 558
NXP Semiconductors
UM10314
Chapter 2: LPC3130/31 NAND flash controller
4.7 NandTiming 2 register
In this register the second set of NAND interface timing characteristics can be
programmed. Each timing parameter can be set from 7 nand_clk clock cycles to
1nand_clk clock cycle. (A programmed zero value is treated as a one). Table 212
gives a
description of this register.
18:16 TALS R/W 0x7 Address setup time
The number of clock cycles between the
rising edge of ALE and the falling edge of
WE during a command transfer
15 - - - Reserved
14:12 TALH R/W 0x7 Address hold time
The number of clock cycles that ALE remains
asserted after the rising edge of WE
11:7 - - - Reserved
6:4 TCLS R/W 0x7 Command setup time
The number of clock cycles between the
rising edge of CLE and the falling edge of
WE during a command transfer
3--- Reserved
2:0 TCLH R/W 0x7 Command hold time
The number of clock cycles that CLE
remains asserted after the rising edge of WE
Table 11. NandTiming1 register description (NandTiming1, address 0x1700 0814)
Bit Symbol Access Reset value Description
Table 12. NandTiming2 register description (NandTiming2, address 0x1700 0818)
Bit Symbol Access Reset value Description
31 - - - Reserved
30:28 TDRD R/W 0x0 Data input delay
The number of clock cycles between the
rising edge of the RE signal and the cycle
that the data is clocked in by the controller in
case of hardware controlled burst read
access
27 - - - Reserved
26:24 TEBIDEL R/W 0x7 EBI delay time
The number of clock cycles between the
rising edge of CS and the falling edge of
ebireq when backing off from the EBI. OR
The number of clock cycles between the
rising edge of ebignt and the falling edge of
CS when going on the EBI.
23 - - - Reserved
22:20 TCH R/W 0x7 Chip select hold time
The number of clock cycles between the last
active signal to the NAND flash and the
rising edge of CS
19 - - - Reserved
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 18 of 558
NXP Semiconductors
UM10314
Chapter 2: LPC3130/31 NAND flash controller
4.8 NandSetCmd register
This register is used to transfer a command towards the NAND flash device. Table 2–13
gives a description of this register.
4.9 NandSetAddr register
This register is used to transfer an address towards the NAND flash device. Table 2–14
gives a description of this register.
18:16 TCS R/W 0x7 Chip select setup time
The number of clock cycles between the
falling edge of CS and the first active signal
to the NAND flash
15 - - - Reserved
14:12 TREH R/W 0x7 Read enable high hold
The minimum number of clock cycles that
the RE pulse is held
11 - - - Reserved
10:8 TRP R/W 0x7 Read enable pulse width
The number of clock cycles that the RE
pulse is de-asserted
7--- Reserved
6:4 TWH R/W 0x7 Write enable high hold
The minimum number of clock cycles that
the WE pulse is held high before a next
falling edge
3--- Reserved
2:0 TWP R/W 0x7 Write enable pulse width
The number of clock cycles that the WE
pulse is de-asserted. This value also covers
the tDS, (data setup time) since the data is
set up on the I/O line at the same moment as
the falling edge of the WE pulse
Table 12. NandTiming2 register description (NandTiming2, address 0x1700 0818)
Bit Symbol Access Reset value Description
Table 13. NandSetCmd register description (NandSetCmd, address 0x1700 0820)
Bit Symbol Access Reset Description
31:16 - - - Reserved
15:0 CV W 0x0 Command value
Writing to this register results in a CLE-WE
combined sequence that transfers the
programmed command value to the NAND
flash using the required timings.
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 19 of 558
NXP Semiconductors
UM10314
Chapter 2: LPC3130/31 NAND flash controller
4.10 NandWriteData register
This register is used to write data towards the NAND flash device. Table 2–15 gives a
description of this register.
4.11 NandSetCE register
This register is used to set the values of WP_n and NAND_NCS_0 to NAND_NCS_3.
Table 2–16
gives a description of this register.
4.12 NandReadData register
This register is used to read data from the NAND flash device. Table 2–17 gives a
description of this register.
Table 14. NandSetAddr register description (NandSetAddr, address 0x1700 0824)
Bit Symbol Access Reset Description
31:16 - - - Reserved
15:0 AV W 0x0 Address valueWriting to this register results
in a ALE-WE combined sequence that
transfers the programmed address value to
the NAND flash using the required timings..
Table 15. NandWriteData register description (NandWriteData, address 0x1700 0828)
Bit Symbol Access Reset Description
31:16 - - - Reserved
15:0 WV W 0x0 Writing a value WV to this register results in
a WE sequence that transfers the
programmed write value to the NAND flash
using the required timings.
Table 16. NandSetCE register description (NandSetCE, address 0x1700 082C)
Bit Symbol Access Reset Description
31:5 - - - Reserved
4 WP W 0x0 WP_n pin value
Sets WP_n pin value
3:0 CEV W 0x0 The active value of the 4 chip select outputs.
The chip select outputs take on the values
out of this register when the controller is not
in idle state and the EBI bus is granted to
the NAND controller.
CE1_n = CEV(0)
CE2_n = CEV(1)
CE3_n = CEV(2)
CE4_n = CEV(3)
UM10314 © NXP B.V. 2012. All rights reserved.
User manual Rev. 2 — 23 May 2012 20 of 558
NXP Semiconductors
UM10314
Chapter 2: LPC3130/31 NAND flash controller
4.13 NandCheckSTS register
This register is used to read out the status of the NAND flash controller with respect to the
values on the incoming RnB signals and the busy state of the APB. Table 2–18
gives a
description of this register.
Table 17. NandReadData register description (NandReadData, address 0x1700 0830)
Bit Symbol Access Reset Description
31:16 - - - Reserved
15:0 RV W 0x0 Read value
Reading this register results in a RE
sequence that after the necessary wait
states puts the retrieved value from the
NAND IO port into the register..
Table 18. NandCheckSTS register description (NandCheckSTS, address 0x1700 0834)
Bit Symbol Access Reset Description
31:9 - - - Reserved
8 R3R R 0x0 mNAND_RYBN3 rising edge.
1: Rising edge on the mNAND_RYBN3
signal has been detected. Bit is reset to 0
upon read.
7 R2R R 0x0 mNAND_RYBN2 rising edge.
1: Rising edge on the mNAND_RYBN2
signal has been detected. Bit is reset to 0
upon read.
6 R1R R 0x0 mNAND_RYBN1 rising edge.
1: Rising edge on the mNAND_RYBN1
signal has been detected. Bit is reset to 0
upon read.
5 R0R R 0x0 mNAND_RYBN0 rising edge.
1: Rising edge on the mNAND_RYBN0
signal has been detected. Bit is reset to 0
upon read.
4 R3 R 0x0 mNAND_RYBN3 value. The sample value
of the mNAND_RYBN3 signal from the
flash.
3 R2 R 0x0 mNAND_RYBN2 value. The sample value
of the mNAND_RYBN2 signal from the
flash.
2 R1 R 0x0 mNAND_RYBN1 value. The sample value
of the mNAND_RYBN1 signal from the
flash.
1 R0 R 0x0 mNAND_RYBN0 value. The sample value
of the mNAND_RYBN0 signal from the
flash.
0 VB R 0x0 APB busy
1: flash access over the APB bus is busy
0: no flash access over APB bus at this
moment
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558

NXP LPC3130FET180 User guide

Type
User guide
This manual is also suitable for

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI