NXP MWCT101xS Reference guide

Type
Reference guide
MWCT101xS Series Reference
Manual
Supports MWCT1014SFxxx, MWCT1015SFxxx, MWCT1016SFxxx
Document Number: MWCT101XSFRM
Rev. 3, 07/2019
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
2 NXP Semiconductors
Contents
Section number Title Page
Chapter 1
About This Manual
1.1 Audience....................................................................................................................................................................... 43
1.2 Organization..................................................................................................................................................................43
1.3 Module descriptions......................................................................................................................................................43
1.3.1 Example: chip-specific information that clarifies content in the same chapter............................................. 44
1.3.2 Example: chip-specific information that refers to a different chapter........................................................... 45
1.4 Register descriptions.....................................................................................................................................................46
1.5 Conventions.................................................................................................................................................................. 47
1.5.1 Notes, Cautions, and Warnings......................................................................................................................47
1.5.2 Numbering systems........................................................................................................................................47
1.5.3 Typographic notation..................................................................................................................................... 48
1.5.4 Special terms..................................................................................................................................................48
Chapter 2
Introduction
2.1 Overview.......................................................................................................................................................................51
2.2 MWCT101xS Series introduction.................................................................................................................................51
2.3 Feature summary...........................................................................................................................................................52
2.4 Block diagram...............................................................................................................................................................55
2.5 Feature comparison.......................................................................................................................................................56
2.6 Applications..................................................................................................................................................................58
2.7 Module functional categories........................................................................................................................................58
2.7.1 Arm Cortex-M4F Core Modules....................................................................................................................59
2.7.2 System modules............................................................................................................................................. 60
2.7.3 Memories and memory interfaces..................................................................................................................61
2.7.4 Power Management........................................................................................................................................62
2.7.5 Clocking.........................................................................................................................................................62
2.7.6 Analog modules............................................................................................................................................. 62
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
NXP Semiconductors 3
Section number Title Page
2.7.7 Timer modules............................................................................................................................................... 63
2.7.8 Communication interfaces............................................................................................................................. 64
2.7.9 Debug modules.............................................................................................................................................. 64
Chapter 3
Memory Map
3.1 Introduction...................................................................................................................................................................65
3.2 SRAM memory map.....................................................................................................................................................65
3.3 Flash memory map........................................................................................................................................................65
3.4 Peripheral bridge (AIPS-Lite) memory map.................................................................................................................66
3.4.1 Read-after-write sequence and required serialization of memory operations................................................67
3.5 Private Peripheral Bus (PPB) memory map..................................................................................................................68
3.6 Aliased bit-band regions............................................................................................................................................... 68
Chapter 4
Signal Multiplexing and Pin Assignment
4.1 Introduction...................................................................................................................................................................71
4.2 Functional description...................................................................................................................................................71
4.3 Pad description..............................................................................................................................................................72
4.4 Default pad state........................................................................................................................................................... 73
4.5 Signal Multiplexing sheet............................................................................................................................................. 74
4.5.1 IO Signal Table ............................................................................................................................................. 74
4.5.2 Input muxing table......................................................................................................................................... 76
4.6 Pinout diagrams............................................................................................................................................................ 77
Chapter 5
Security Overview
5.1 Introduction...................................................................................................................................................................79
5.2 Device security..............................................................................................................................................................79
5.2.1 Flash memory security...................................................................................................................................79
5.2.2 Cryptographic Services Engine (CSEc) security features..............................................................................80
5.2.3 Device Boot modes........................................................................................................................................ 81
5.3 Security use case examples...........................................................................................................................................81
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
4 NXP Semiconductors
Section number Title Page
5.3.1 Secure boot: check bootloader for integrity and authenticity........................................................................ 81
5.3.2 Chain of trust: check flash memory for integrity and authenticity................................................................ 82
5.3.3 Secure communication...................................................................................................................................83
5.3.4 Component protection....................................................................................................................................84
5.3.5 Message-authentication example................................................................................................................... 85
5.4 Steps required before failure analysis...........................................................................................................................86
5.5 Security programming flow example (Secure Boot).................................................................................................... 87
Chapter 6
Safety Overview
6.1 Introduction...................................................................................................................................................................89
6.2 WCT101xS safety concept........................................................................................................................................... 90
6.2.1 Cortex-M4 Structural Core Self Test (SCST)................................................................................................91
6.2.2 ECC on RAM and flash memory...................................................................................................................92
6.2.3 Power supply monitoring...............................................................................................................................92
6.2.4 Clock monitoring........................................................................................................................................... 93
6.2.5 Temporal protection.......................................................................................................................................93
6.2.6 Operational interference protection............................................................................................................... 93
6.2.7 CRC................................................................................................................................................................95
6.2.8 Diversity of system resources........................................................................................................................ 95
Chapter 7
Core Overview
7.1 Arm Cortex-M4F core configuration............................................................................................................................97
7.1.1 Buses, interconnects, and interfaces.............................................................................................................. 98
7.1.2 System Tick Timer.........................................................................................................................................98
7.1.3 Debug facilities.............................................................................................................................................. 98
7.1.4 Caches............................................................................................................................................................ 99
7.1.5 Core privilege levels...................................................................................................................................... 99
7.2 Nested Vectored Interrupt Controller (NVIC) Configuration...................................................................................... 100
7.2.1 Interrupt priority levels.................................................................................................................................. 100
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
NXP Semiconductors 5
Section number Title Page
7.2.2 Non-maskable interrupt..................................................................................................................................101
7.2.3 Determining the bitfield and register location for configuring a particular interrupt.................................... 101
7.3 Asynchronous Wake-up Interrupt Controller (AWIC) Configuration..........................................................................102
7.3.1 Wake-up sources............................................................................................................................................102
7.4 FPU configuration.........................................................................................................................................................103
7.5 JTAG controller configuration......................................................................................................................................104
Chapter 8
Miscellaneous Control Module (MCM)
8.1 Chip-specific MCM information.................................................................................................................................. 105
8.2 Introduction...................................................................................................................................................................105
8.2.1 Features.......................................................................................................................................................... 105
8.3 Memory map/register descriptions............................................................................................................................... 106
8.3.1 Crossbar Switch (AXBS) Slave Configuration (MCM_PLASC)..................................................................107
8.3.2 Crossbar Switch (AXBS) Master Configuration (MCM_PLAMC).............................................................. 107
8.3.3 Core Platform Control Register (MCM_CPCR)............................................................................................109
8.3.4 Interrupt Status and Control Register (MCM_ISCR).................................................................................... 112
8.3.5 Process ID Register (MCM_PID)..................................................................................................................115
8.3.6 Compute Operation Control Register (MCM_CPO)..................................................................................... 116
8.3.7
Local Memory Descriptor Register (MCM_LMDRn)...................................................................................117
8.3.8 Local Memory Descriptor Register2 (MCM_LMDR2).................................................................................120
8.3.9 LMEM Parity and ECC Control Register (MCM_LMPECR).......................................................................124
8.3.10 LMEM Parity and ECC Interrupt Register (MCM_LMPEIR)...................................................................... 124
8.3.11 LMEM Fault Address Register (MCM_LMFAR).........................................................................................126
8.3.12 LMEM Fault Attribute Register (MCM_LMFATR).....................................................................................127
8.3.13 LMEM Fault Data High Register (MCM_LMFDHR).................................................................................. 128
8.3.14 LMEM Fault Data Low Register (MCM_LMFDLR)....................................................................................128
8.4 Functional description...................................................................................................................................................129
8.4.1 Interrupts........................................................................................................................................................ 129
Chapter 9
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
6 NXP Semiconductors
Section number Title Page
System Integration Module (SIM)
9.1 Chip-specific SIM information.....................................................................................................................................131
9.1.1 SIM register bitfield implementation.............................................................................................................131
9.2 Introduction...................................................................................................................................................................131
9.2.1 Features.......................................................................................................................................................... 131
9.3 Memory map and register definition.............................................................................................................................132
9.3.1 SIM register descriptions............................................................................................................................... 132
Chapter 10
Port Control and Interrupts (PORT)
10.1 Chip-specific PORT information..................................................................................................................................159
10.1.1 Number of PCRs............................................................................................................................................ 159
10.1.2 Finding address for PORTx_PCRn ...............................................................................................................160
10.1.3 I/O configuration sequence ........................................................................................................................... 160
10.1.4 Digital input filter configuration sequence ................................................................................................... 161
10.1.5 Reset pin configuration.................................................................................................................................. 162
10.2 Introduction...................................................................................................................................................................162
10.3 Overview.......................................................................................................................................................................162
10.3.1 Features.......................................................................................................................................................... 162
10.3.2 Modes of operation........................................................................................................................................ 163
10.4 External signal description............................................................................................................................................164
10.5 Detailed signal description............................................................................................................................................164
10.6 Memory map and register definition.............................................................................................................................164
10.6.1
Pin Control Register n (PORTx_PCRn).........................................................................................................172
10.6.2
Global Pin Control Low Register (PORTx_GPCLR)....................................................................................175
10.6.3
Global Pin Control High Register (PORTx_GPCHR)...................................................................................175
10.6.4
Global Interrupt Control Low Register (PORTx_GICLR)............................................................................ 176
10.6.5
Global Interrupt Control High Register (PORTx_GICHR)........................................................................... 176
10.6.6
Interrupt Status Flag Register (PORTx_ISFR).............................................................................................. 177
10.6.7
Digital Filter Enable Register (PORTx_DFER).............................................................................................177
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
NXP Semiconductors 7
Section number Title Page
10.6.8
Digital Filter Clock Register (PORTx_DFCR)..............................................................................................178
10.6.9
Digital Filter Width Register (PORTx_DFWR)............................................................................................ 178
10.7 Functional description...................................................................................................................................................179
10.7.1 Pin control......................................................................................................................................................179
10.7.2 Global pin control.......................................................................................................................................... 180
10.7.3 Global interrupt control..................................................................................................................................180
10.7.4 External interrupts..........................................................................................................................................180
10.7.5 Digital filter....................................................................................................................................................181
Chapter 11
General-Purpose Input/Output (GPIO)
11.1 Chip-specific GPIO information...................................................................................................................................183
11.1.1 Instantiation information................................................................................................................................183
11.1.2 GPIO ports memory map............................................................................................................................... 183
11.1.3 GPIO register reset values .............................................................................................................................184
11.2 Introduction...................................................................................................................................................................184
11.2.1 Features.......................................................................................................................................................... 184
11.2.2 Modes of operation........................................................................................................................................ 184
11.2.3 GPIO signal descriptions............................................................................................................................... 185
11.3 Memory map and register definition.............................................................................................................................186
11.3.1 GPIO register descriptions.............................................................................................................................186
11.4 Functional description...................................................................................................................................................193
11.4.1 General-purpose input....................................................................................................................................193
11.4.2 General-purpose output..................................................................................................................................193
Chapter 12
Crossbar Switch Lite (AXBS-Lite)
12.1 Chip-specific AXBS-Lite information..........................................................................................................................195
12.1.1 Crossbar Switch master assignments............................................................................................................. 195
12.1.2 Crossbar Switch slave assignments................................................................................................................195
12.2 Introduction...................................................................................................................................................................196
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
8 NXP Semiconductors
Section number Title Page
12.2.1 Features.......................................................................................................................................................... 196
12.3 Functional Description..................................................................................................................................................196
12.3.1 General operation...........................................................................................................................................196
12.3.2 Arbitration......................................................................................................................................................197
12.4 Initialization/application information........................................................................................................................... 199
Chapter 13
Memory Protection Unit (MPU)
13.1 Chip-specific MPU information................................................................................................................................... 201
13.1.1 MPU Slave Port Assignments........................................................................................................................201
13.1.2 MPU Logical Bus Master Assignments.........................................................................................................201
13.1.3 Current PID....................................................................................................................................................202
13.1.4 Region descriptors and slave port configuration............................................................................................202
13.2 Introduction...................................................................................................................................................................202
13.3 Overview.......................................................................................................................................................................203
13.3.1 Block diagram................................................................................................................................................203
13.3.2 Features.......................................................................................................................................................... 204
13.4 MPU register descriptions.............................................................................................................................................204
13.4.1 MPU Memory map........................................................................................................................................ 205
13.4.2 Control/Error Status Register (CESR)........................................................................................................... 207
13.4.3 Error Address Register, slave port n (EAR0 - EAR4)................................................................................... 210
13.4.4 Error Detail Register, slave port n (EDR0 - EDR4)...................................................................................... 211
13.4.5 Region Descriptor n, Word 0 (RGD0_WORD0 - RGD15_WORD0)...........................................................212
13.4.6 Region Descriptor 0, Word 1 (RGD0_WORD1)...........................................................................................214
13.4.7 Region Descriptor 0, Word 2 (RGD0_WORD2)...........................................................................................215
13.4.8 Region Descriptor 0, Word 3 (RGD0_WORD3)...........................................................................................218
13.4.9 Region Descriptor n, Word 1 (RGD1_WORD1 - RGD15_WORD1)...........................................................219
13.4.10 Region Descriptor n, Word 2 (RGD1_WORD2 - RGD15_WORD2)...........................................................220
13.4.11 Region Descriptor n, Word 3 (RGD1_WORD3 - RGD15_WORD3)...........................................................223
13.4.12 Region Descriptor Alternate Access Control 0 (RGDAAC0)....................................................................... 225
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
NXP Semiconductors 9
Section number Title Page
13.4.13 Region Descriptor Alternate Access Control n (RGDAAC1 - RGDAAC15)...............................................228
13.5 Functional description...................................................................................................................................................231
13.5.1 Access evaluation macro................................................................................................................................231
13.5.2 Putting it all together and error terminations................................................................................................. 233
13.5.3 Power management........................................................................................................................................233
13.6 Initialization information.............................................................................................................................................. 234
13.7 Application information................................................................................................................................................234
Chapter 14
Peripheral Bridge (AIPS-Lite)
14.1 Chip-specific AIPS information................................................................................................................................... 237
14.1.1 Instantiation information................................................................................................................................237
14.1.2 Memory maps................................................................................................................................................ 237
14.2 Introduction...................................................................................................................................................................238
14.2.1 Features.......................................................................................................................................................... 238
14.2.2 General operation...........................................................................................................................................238
14.3 Memory map/register definition................................................................................................................................... 239
14.3.1 AIPS register descriptions..............................................................................................................................239
14.4 Functional description...................................................................................................................................................283
14.4.1 Access support............................................................................................................................................... 283
Chapter 15
Direct Memory Access Multiplexer (DMAMUX)
15.1 Chip-specific DMAMUX information......................................................................................................................... 285
15.1.1 Number of channels ...................................................................................................................................... 285
15.1.2 DMA transfers via TRGMUX trigger............................................................................................................285
15.2 Introduction...................................................................................................................................................................285
15.2.1 Overview........................................................................................................................................................286
15.2.2 Features.......................................................................................................................................................... 286
15.2.3 Modes of operation........................................................................................................................................ 287
15.3 Memory map/register definition................................................................................................................................... 287
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
10 NXP Semiconductors
Section number Title Page
15.3.1 DMAMUX register descriptions....................................................................................................................287
15.4 Functional description...................................................................................................................................................289
15.4.1 DMA channels with periodic triggering capability........................................................................................289
15.4.2 DMA channels with no triggering capability.................................................................................................292
15.4.3 Always-enabled DMA sources...................................................................................................................... 292
15.5 Initialization/application information........................................................................................................................... 293
15.5.1 Reset...............................................................................................................................................................293
15.5.2 Enabling and configuring sources..................................................................................................................293
Chapter 16
Enhanced Direct Memory Access (eDMA)
16.1 Chip-specific eDMA information ................................................................................................................................297
16.1.1 Number of channels ...................................................................................................................................... 297
16.2 Introduction...................................................................................................................................................................297
16.2.1 eDMA system block diagram........................................................................................................................ 298
16.2.2 Block parts..................................................................................................................................................... 298
16.2.3 Features.......................................................................................................................................................... 299
16.3 Modes of operation....................................................................................................................................................... 301
16.4 Memory map/register definition................................................................................................................................... 301
16.4.1 TCD memory................................................................................................................................................. 301
16.4.2 TCD initialization.......................................................................................................................................... 301
16.4.3 TCD structure.................................................................................................................................................302
16.4.4 Reserved memory and bit fields.....................................................................................................................302
16.4.5 DMA register descriptions.............................................................................................................................302
16.5 Functional description...................................................................................................................................................351
16.5.1 eDMA basic data flow................................................................................................................................... 351
16.5.2 Fault reporting and handling..........................................................................................................................354
16.5.3 Channel preemption....................................................................................................................................... 357
16.6 Initialization/application information........................................................................................................................... 357
16.6.1 eDMA initialization....................................................................................................................................... 357
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
NXP Semiconductors 11
Section number Title Page
16.6.2 Programming errors....................................................................................................................................... 359
16.6.3 Arbitration mode considerations....................................................................................................................360
16.6.4 Performing DMA transfers............................................................................................................................ 360
16.6.5 Monitoring transfer descriptor status............................................................................................................. 364
16.6.6 Channel Linking.............................................................................................................................................366
16.6.7 Dynamic programming.................................................................................................................................. 367
16.6.8 Suspend/resume a DMA channel with active hardware service requests......................................................371
Chapter 17
Trigger MUX Control (TRGMUX)
17.1 Chip-specific TRGMUX information...........................................................................................................................373
17.1.1 Module interconnectivity............................................................................................................................... 373
17.1.2 Chip-specific TRGMUX registers................................................................................................................. 377
17.2 Introduction...................................................................................................................................................................377
17.3 Features.........................................................................................................................................................................377
17.4 Memory map and register definition.............................................................................................................................378
17.4.1 TRGMUX register descriptions.....................................................................................................................378
Chapter 18
External Watchdog Monitor (EWM)
18.1 Chip-specific EWM information.................................................................................................................................. 417
18.1.1 EWM_OUT signal configuration...................................................................................................................417
18.1.2 EWM Memory Map access............................................................................................................................417
18.1.3 EWM low-power modes................................................................................................................................ 417
18.2 Introduction...................................................................................................................................................................418
18.2.1 Features.......................................................................................................................................................... 418
18.2.2 Modes of Operation....................................................................................................................................... 419
18.2.3 Block Diagram............................................................................................................................................... 419
18.3 EWM Signal Descriptions............................................................................................................................................ 420
18.4 Memory Map/Register Definition.................................................................................................................................421
18.4.1 EWM register descriptions.............................................................................................................................421
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
12 NXP Semiconductors
Section number Title Page
18.5 Functional Description..................................................................................................................................................426
18.5.1 The EWM_OUT_b Signal............................................................................................................................. 426
18.5.2 EWM_OUT_b pin state in low power modes................................................................................................427
18.5.3 The EWM_in Signal...................................................................................................................................... 427
18.5.4 EWM Counter................................................................................................................................................428
18.5.5 EWM Compare Registers.............................................................................................................................. 428
18.5.6 EWM Refresh Mechanism.............................................................................................................................428
18.5.7 EWM Interrupt...............................................................................................................................................429
18.5.8 Counter clock prescaler..................................................................................................................................429
Chapter 19
Error Injection Module (EIM)
19.1 Chip-specific EIM information.....................................................................................................................................431
19.1.1 EIM channel assignments.............................................................................................................................. 431
19.2 Introduction...................................................................................................................................................................431
19.2.1 Overview........................................................................................................................................................431
19.2.2 Features.......................................................................................................................................................... 433
19.3 EIM register descriptions..............................................................................................................................................433
19.3.1 EIM Memory map..........................................................................................................................................434
19.3.2 Error Injection Module Configuration Register (EIMCR)............................................................................ 434
19.3.3 Error Injection Channel Enable register (EICHEN)...................................................................................... 435
19.3.4 Error Injection Channel Descriptor n, Word0 (EICHD0_WORD0 - EICHD1_WORD0)............................438
19.3.5 Error Injection Channel Descriptor n, Word1 (EICHD0_WORD1 - EICHD1_WORD1)............................440
19.4 Functional description...................................................................................................................................................441
19.4.1 Error injection scenarios................................................................................................................................ 441
Chapter 20
Error Reporting Module (ERM)
20.1 Chip-specific ERM information................................................................................................................................... 443
20.1.1 Sources of memory error events.................................................................................................................... 443
20.2 Introduction...................................................................................................................................................................443
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
NXP Semiconductors 13
Section number Title Page
20.2.1 Overview........................................................................................................................................................443
20.2.2 Features.......................................................................................................................................................... 444
20.3 ERM register descriptions.............................................................................................................................................444
20.3.1 ERM Memory map........................................................................................................................................ 444
20.3.2 ERM Configuration Register 0 (CR0)........................................................................................................... 445
20.3.3 ERM Status Register 0 (SR0)........................................................................................................................ 447
20.3.4 ERM Memory n Error Address Register (EAR0 - EAR1)............................................................................ 449
20.4 Functional description...................................................................................................................................................450
20.4.1 Single-bit correction events........................................................................................................................... 450
20.4.2 Non-correctable error events..........................................................................................................................451
20.5 Initialization..................................................................................................................................................................452
Chapter 21
Watchdog timer (WDOG)
21.1 Chip-specific WDOG information................................................................................................................................453
21.1.1 WDOG clocks................................................................................................................................................453
21.1.2 WDOG low-power modes............................................................................................................................. 453
21.1.3 Default watchdog timeout .............................................................................................................................454
21.1.4 Watchdog Timeout Reaction......................................................................................................................... 454
21.2 Introduction...................................................................................................................................................................455
21.2.1 Features.......................................................................................................................................................... 455
21.2.2 Block diagram................................................................................................................................................456
21.3 Memory map and register definition.............................................................................................................................456
21.3.1 WDOG register descriptions..........................................................................................................................456
21.4 Functional description...................................................................................................................................................463
21.4.1 Clock source...................................................................................................................................................463
21.4.2 Watchdog refresh mechanism........................................................................................................................464
21.4.3 Configuring the Watchdog.............................................................................................................................466
21.4.4 Using interrupts to delay resets......................................................................................................................467
21.4.5 Backup reset...................................................................................................................................................467
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
14 NXP Semiconductors
Section number Title Page
21.4.6 Functionality in debug and low-power modes...............................................................................................468
21.4.7 Fast testing of the watchdog...........................................................................................................................468
21.5 Application Information................................................................................................................................................470
21.5.1 Disable Watchdog..........................................................................................................................................470
21.5.2 Disable Watchdog after Reset........................................................................................................................470
21.5.3 Configure Watchdog......................................................................................................................................471
21.5.4 Refreshing the Watchdog...............................................................................................................................471
Chapter 22
Cyclic Redundancy Check (CRC)
22.1 Chip-specific CRC information....................................................................................................................................473
22.2 Introduction...................................................................................................................................................................473
22.2.1 Features.......................................................................................................................................................... 473
22.2.2 Block diagram................................................................................................................................................474
22.2.3 Modes of operation........................................................................................................................................ 474
22.3 Memory map and register descriptions.........................................................................................................................474
22.3.1 CRC register descriptions.............................................................................................................................. 474
22.4 Functional description...................................................................................................................................................479
22.4.1 CRC initialization/reinitialization..................................................................................................................479
22.4.2 CRC calculations............................................................................................................................................479
22.4.3 Transpose feature........................................................................................................................................... 480
22.4.4 CRC result complement.................................................................................................................................482
Chapter 23
Reset and Boot
23.1 Introduction...................................................................................................................................................................483
23.2 Reset..............................................................................................................................................................................483
23.2.1 Power-on reset (POR).................................................................................................................................... 484
23.2.2 System reset sources...................................................................................................................................... 484
23.2.3 MCU Resets................................................................................................................................................... 488
23.2.4 Reset pin ........................................................................................................................................................488
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
NXP Semiconductors 15
Section number Title Page
23.2.5 Debug resets...................................................................................................................................................489
23.3 Boot...............................................................................................................................................................................490
23.3.1 Boot sources...................................................................................................................................................490
23.3.2 FOPT boot options.........................................................................................................................................490
23.3.3 Boot sequence................................................................................................................................................ 491
Chapter 24
Reset Control Module (RCM)
24.1 Chip-specific RCM information................................................................................................................................... 493
24.2 Reset pin filter operation in STOP1/2 modes .............................................................................................................. 493
24.3 Introduction...................................................................................................................................................................493
24.4 Reset memory map and register descriptions............................................................................................................... 494
24.4.1 Version ID Register (RCM_VERID).............................................................................................................494
24.4.2 Parameter Register (RCM_PARAM)............................................................................................................ 496
24.4.3 System Reset Status Register (RCM_SRS)................................................................................................... 498
24.4.4 Reset Pin Control register (RCM_RPC)........................................................................................................ 501
24.4.5 Sticky System Reset Status Register (RCM_SSRS)......................................................................................503
24.4.6 System Reset Interrupt Enable Register (RCM_SRIE)................................................................................. 505
Chapter 25
Clock Distribution
25.1 Introduction...................................................................................................................................................................509
25.2 High level clocking diagram.........................................................................................................................................509
25.3 Clock definitions...........................................................................................................................................................510
25.4 Internal clocking requirements..................................................................................................................................... 512
25.4.1 Clock divider values after reset......................................................................................................................516
25.4.2 HSRUN mode clocking................................................................................................................................. 516
25.4.3 VLPR mode clocking.....................................................................................................................................516
25.4.4 VLPR/VLPS mode entry............................................................................................................................... 516
25.5 Clock Gating.................................................................................................................................................................517
25.6 Module clocks...............................................................................................................................................................517
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
16 NXP Semiconductors
Section number Title Page
Chapter 26
System Clock Generator (SCG)
26.1 Chip-specific SCG information.................................................................................................................................... 529
26.1.1 Supported frequency ranges...........................................................................................................................529
26.1.2 Oscillator and SPLL guidelines..................................................................................................................... 529
26.1.3 System clock switching .................................................................................................................................530
26.1.4 System clock and clock monitor requirement ...............................................................................................530
26.2 Introduction...................................................................................................................................................................531
26.2.1 Features.......................................................................................................................................................... 531
26.3 Memory Map/Register Definition.................................................................................................................................532
26.3.1 Version ID Register (SCG_VERID)..............................................................................................................533
26.3.2 Parameter Register (SCG_PARAM)............................................................................................................. 534
26.3.3 Clock Status Register (SCG_CSR)................................................................................................................535
26.3.4 Run Clock Control Register (SCG_RCCR)...................................................................................................537
26.3.5 VLPR Clock Control Register (SCG_VCCR)...............................................................................................539
26.3.6 HSRUN Clock Control Register (SCG_HCCR)............................................................................................541
26.3.7 SCG CLKOUT Configuration Register (SCG_CLKOUTCNFG).................................................................543
26.3.8 System OSC Control Status Register (SCG_SOSCCSR)..............................................................................545
26.3.9 System OSC Divide Register (SCG_SOSCDIV).......................................................................................... 547
26.3.10 System Oscillator Configuration Register (SCG_SOSCCFG)...................................................................... 548
26.3.11 Slow IRC Control Status Register (SCG_SIRCCSR)....................................................................................550
26.3.12 Slow IRC Divide Register (SCG_SIRCDIV)................................................................................................ 551
26.3.13 Slow IRC Configuration Register (SCG_SIRCCFG)....................................................................................552
26.3.14 Fast IRC Control Status Register (SCG_FIRCCSR)..................................................................................... 553
26.3.15 Fast IRC Divide Register (SCG_FIRCDIV)..................................................................................................555
26.3.16 Fast IRC Configuration Register (SCG_FIRCCFG)..................................................................................... 556
26.3.17 System PLL Control Status Register (SCG_SPLLCSR)............................................................................... 557
26.3.18 System PLL Divide Register (SCG_SPLLDIV)............................................................................................559
26.3.19 System PLL Configuration Register (SCG_SPLLCFG)............................................................................... 560
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
NXP Semiconductors 17
Section number Title Page
26.4 Functional description...................................................................................................................................................562
26.4.1 SCG Clock Mode Transitions........................................................................................................................562
Chapter 27
Peripheral Clock Controller (PCC)
27.1 Chip-specific PCC information.....................................................................................................................................565
27.1.1 Chip-specific PCC register information.........................................................................................................565
27.2 Introduction...................................................................................................................................................................565
27.3 Features.........................................................................................................................................................................566
27.4 Functional description...................................................................................................................................................567
27.5 Memory map and register definition.............................................................................................................................567
27.6 PCC register descriptions..............................................................................................................................................567
27.6.1 PCC Memory map......................................................................................................................................... 567
27.6.2 PCC FTFC Register (PCC_FTFC)................................................................................................................ 568
27.6.3 PCC DMAMUX Register (PCC_DMAMUX).............................................................................................. 570
27.6.4 PCC FlexCAN0 Register (PCC_FlexCAN0)................................................................................................ 572
27.6.5 PCC FlexCAN1 Register (PCC_FlexCAN1)................................................................................................ 573
27.6.6 PCC FTM3 Register (PCC_FTM3)............................................................................................................... 575
27.6.7 PCC ADC1 Register (PCC_ADC1)...............................................................................................................576
27.6.8 PCC FlexCAN2 Register (PCC_FlexCAN2)................................................................................................ 578
27.6.9 PCC LPSPI0 Register (PCC_LPSPI0)...........................................................................................................579
27.6.10 PCC LPSPI1 Register (PCC_LPSPI1)...........................................................................................................581
27.6.11 PCC LPSPI2 Register (PCC_LPSPI2)...........................................................................................................582
27.6.12 PCC PDB1 Register (PCC_PDB1)................................................................................................................584
27.6.13 PCC CRC Register (PCC_CRC)....................................................................................................................586
27.6.14 PCC PDB0 Register (PCC_PDB0)................................................................................................................587
27.6.15 PCC LPIT Register (PCC_LPIT)...................................................................................................................589
27.6.16 PCC FTM0 Register (PCC_FTM0)............................................................................................................... 590
27.6.17 PCC FTM1 Register (PCC_FTM1)............................................................................................................... 592
27.6.18 PCC FTM2 Register (PCC_FTM2)............................................................................................................... 593
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
18 NXP Semiconductors
Section number Title Page
27.6.19 PCC ADC0 Register (PCC_ADC0)...............................................................................................................595
27.6.20 PCC RTC Register (PCC_RTC)....................................................................................................................597
27.6.21 PCC LPTMR0 Register (PCC_LPTMR0).....................................................................................................598
27.6.22 PCC PORTA Register (PCC_PORTA)......................................................................................................... 600
27.6.23 PCC PORTB Register (PCC_PORTB)..........................................................................................................602
27.6.24 PCC PORTC Register (PCC_PORTC)..........................................................................................................603
27.6.25 PCC PORTD Register (PCC_PORTD)......................................................................................................... 605
27.6.26 PCC PORTE Register (PCC_PORTE).......................................................................................................... 606
27.6.27 PCC FlexIO Register (PCC_FlexIO).............................................................................................................608
27.6.28 PCC EWM Register (PCC_EWM)................................................................................................................609
27.6.29 PCC LPI2C0 Register (PCC_LPI2C0).......................................................................................................... 611
27.6.30 PCC LPI2C1 Register (PCC_LPI2C1).......................................................................................................... 612
27.6.31 PCC LPUART0 Register (PCC_LPUART0)................................................................................................ 614
27.6.32 PCC LPUART1 Register (PCC_LPUART1)................................................................................................ 615
27.6.33 PCC LPUART2 Register (PCC_LPUART2)................................................................................................ 617
27.6.34 PCC FTM4 Register (PCC_FTM4)............................................................................................................... 619
27.6.35 PCC FTM5 Register (PCC_FTM5)............................................................................................................... 620
27.6.36 PCC FTM6 Register (PCC_FTM6)............................................................................................................... 622
27.6.37 PCC FTM7 Register (PCC_FTM7)............................................................................................................... 624
27.6.38 PCC CMP0 Register (PCC_CMP0)...............................................................................................................625
27.6.39 PCC QSPI Register (PCC_QSPI).................................................................................................................. 627
Chapter 28
Memories and Memory Interfaces
28.1 Introduction...................................................................................................................................................................629
28.2 Flash Memory Controller and flash memory modules................................................................................................. 629
28.3 SRAM configuration.....................................................................................................................................................629
28.3.1 SRAM sizes....................................................................................................................................................630
28.3.2 SRAM accessibility........................................................................................................................................630
28.3.3 SRAM arbitration and priority control...........................................................................................................632
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
NXP Semiconductors 19
Section number Title Page
28.3.4 SRAM retention: power modes and resets.....................................................................................................632
28.3.5 SRAM access: Behavior of device when in accessing a memory with multi-bit ECC error.........................632
Chapter 29
Local Memory Controller (LMEM)
29.1 Chip-specific LMEM information................................................................................................................................ 635
29.1.1 LMEM region description..............................................................................................................................635
29.1.2 LMEM SRAM sizes.......................................................................................................................................635
29.2 Introduction...................................................................................................................................................................635
29.2.1 Block Diagram............................................................................................................................................... 635
29.2.2 Cache features................................................................................................................................................637
29.3 Memory Map/Register Definition.................................................................................................................................639
29.3.1 LMEM register descriptions.......................................................................................................................... 639
29.4 Functional Description..................................................................................................................................................648
29.4.1 LMEM Function............................................................................................................................................ 648
29.4.2 SRAM Function............................................................................................................................................. 649
29.4.3 Cache Function.............................................................................................................................................. 651
29.4.4 Cache Control................................................................................................................................................ 652
Chapter 30
Miscellaneous System Control Module (MSCM)
30.1 Chip-specific MSCM information................................................................................................................................657
30.1.1 Chip-specific TMLSZ/TMUSZ information................................................................................................. 657
30.1.2 Chip-specific register information................................................................................................................. 657
30.2 Overview.......................................................................................................................................................................658
30.3 Chip Configuration and Boot........................................................................................................................................658
30.4 MSCM Memory Map/Register Definition....................................................................................................................659
30.4.1 CPU Configuration Memory Map and Registers...........................................................................................659
30.4.2 MSCM register descriptions.......................................................................................................................... 659
Chapter 31
Flash Memory Controller (FMC)
31.1 Chip-specific FMC information....................................................................................................................................691
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
20 NXP Semiconductors
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660
  • Page 661 661
  • Page 662 662
  • Page 663 663
  • Page 664 664
  • Page 665 665
  • Page 666 666
  • Page 667 667
  • Page 668 668
  • Page 669 669
  • Page 670 670
  • Page 671 671
  • Page 672 672
  • Page 673 673
  • Page 674 674
  • Page 675 675
  • Page 676 676
  • Page 677 677
  • Page 678 678
  • Page 679 679
  • Page 680 680
  • Page 681 681
  • Page 682 682
  • Page 683 683
  • Page 684 684
  • Page 685 685
  • Page 686 686
  • Page 687 687
  • Page 688 688
  • Page 689 689
  • Page 690 690
  • Page 691 691
  • Page 692 692
  • Page 693 693
  • Page 694 694
  • Page 695 695
  • Page 696 696
  • Page 697 697
  • Page 698 698
  • Page 699 699
  • Page 700 700
  • Page 701 701
  • Page 702 702
  • Page 703 703
  • Page 704 704
  • Page 705 705
  • Page 706 706
  • Page 707 707
  • Page 708 708
  • Page 709 709
  • Page 710 710
  • Page 711 711
  • Page 712 712
  • Page 713 713
  • Page 714 714
  • Page 715 715
  • Page 716 716
  • Page 717 717
  • Page 718 718
  • Page 719 719
  • Page 720 720
  • Page 721 721
  • Page 722 722
  • Page 723 723
  • Page 724 724
  • Page 725 725
  • Page 726 726
  • Page 727 727
  • Page 728 728
  • Page 729 729
  • Page 730 730
  • Page 731 731
  • Page 732 732
  • Page 733 733
  • Page 734 734
  • Page 735 735
  • Page 736 736
  • Page 737 737
  • Page 738 738
  • Page 739 739
  • Page 740 740
  • Page 741 741
  • Page 742 742
  • Page 743 743
  • Page 744 744
  • Page 745 745
  • Page 746 746
  • Page 747 747
  • Page 748 748
  • Page 749 749
  • Page 750 750
  • Page 751 751
  • Page 752 752
  • Page 753 753
  • Page 754 754
  • Page 755 755
  • Page 756 756
  • Page 757 757
  • Page 758 758
  • Page 759 759
  • Page 760 760
  • Page 761 761
  • Page 762 762
  • Page 763 763
  • Page 764 764
  • Page 765 765
  • Page 766 766
  • Page 767 767
  • Page 768 768
  • Page 769 769
  • Page 770 770
  • Page 771 771
  • Page 772 772
  • Page 773 773
  • Page 774 774
  • Page 775 775
  • Page 776 776
  • Page 777 777
  • Page 778 778
  • Page 779 779
  • Page 780 780
  • Page 781 781
  • Page 782 782
  • Page 783 783
  • Page 784 784
  • Page 785 785
  • Page 786 786
  • Page 787 787
  • Page 788 788
  • Page 789 789
  • Page 790 790
  • Page 791 791
  • Page 792 792
  • Page 793 793
  • Page 794 794
  • Page 795 795
  • Page 796 796
  • Page 797 797
  • Page 798 798
  • Page 799 799
  • Page 800 800
  • Page 801 801
  • Page 802 802
  • Page 803 803
  • Page 804 804
  • Page 805 805
  • Page 806 806
  • Page 807 807
  • Page 808 808
  • Page 809 809
  • Page 810 810
  • Page 811 811
  • Page 812 812
  • Page 813 813
  • Page 814 814
  • Page 815 815
  • Page 816 816
  • Page 817 817
  • Page 818 818
  • Page 819 819
  • Page 820 820
  • Page 821 821
  • Page 822 822
  • Page 823 823
  • Page 824 824
  • Page 825 825
  • Page 826 826
  • Page 827 827
  • Page 828 828
  • Page 829 829
  • Page 830 830
  • Page 831 831
  • Page 832 832
  • Page 833 833
  • Page 834 834
  • Page 835 835
  • Page 836 836
  • Page 837 837
  • Page 838 838
  • Page 839 839
  • Page 840 840
  • Page 841 841
  • Page 842 842
  • Page 843 843
  • Page 844 844
  • Page 845 845
  • Page 846 846
  • Page 847 847
  • Page 848 848
  • Page 849 849
  • Page 850 850
  • Page 851 851
  • Page 852 852
  • Page 853 853
  • Page 854 854
  • Page 855 855
  • Page 856 856
  • Page 857 857
  • Page 858 858
  • Page 859 859
  • Page 860 860
  • Page 861 861
  • Page 862 862
  • Page 863 863
  • Page 864 864
  • Page 865 865
  • Page 866 866
  • Page 867 867
  • Page 868 868
  • Page 869 869
  • Page 870 870
  • Page 871 871
  • Page 872 872
  • Page 873 873
  • Page 874 874
  • Page 875 875
  • Page 876 876
  • Page 877 877
  • Page 878 878
  • Page 879 879
  • Page 880 880
  • Page 881 881
  • Page 882 882
  • Page 883 883
  • Page 884 884
  • Page 885 885
  • Page 886 886
  • Page 887 887
  • Page 888 888
  • Page 889 889
  • Page 890 890
  • Page 891 891
  • Page 892 892
  • Page 893 893
  • Page 894 894
  • Page 895 895
  • Page 896 896
  • Page 897 897
  • Page 898 898
  • Page 899 899
  • Page 900 900
  • Page 901 901
  • Page 902 902
  • Page 903 903
  • Page 904 904
  • Page 905 905
  • Page 906 906
  • Page 907 907
  • Page 908 908
  • Page 909 909
  • Page 910 910
  • Page 911 911
  • Page 912 912
  • Page 913 913
  • Page 914 914
  • Page 915 915
  • Page 916 916
  • Page 917 917
  • Page 918 918
  • Page 919 919
  • Page 920 920
  • Page 921 921
  • Page 922 922
  • Page 923 923
  • Page 924 924
  • Page 925 925
  • Page 926 926
  • Page 927 927
  • Page 928 928
  • Page 929 929
  • Page 930 930
  • Page 931 931
  • Page 932 932
  • Page 933 933
  • Page 934 934
  • Page 935 935
  • Page 936 936
  • Page 937 937
  • Page 938 938
  • Page 939 939
  • Page 940 940
  • Page 941 941
  • Page 942 942
  • Page 943 943
  • Page 944 944
  • Page 945 945
  • Page 946 946
  • Page 947 947
  • Page 948 948
  • Page 949 949
  • Page 950 950
  • Page 951 951
  • Page 952 952
  • Page 953 953
  • Page 954 954
  • Page 955 955
  • Page 956 956
  • Page 957 957
  • Page 958 958
  • Page 959 959
  • Page 960 960
  • Page 961 961
  • Page 962 962
  • Page 963 963
  • Page 964 964
  • Page 965 965
  • Page 966 966
  • Page 967 967
  • Page 968 968
  • Page 969 969
  • Page 970 970
  • Page 971 971
  • Page 972 972
  • Page 973 973
  • Page 974 974
  • Page 975 975
  • Page 976 976
  • Page 977 977
  • Page 978 978
  • Page 979 979
  • Page 980 980
  • Page 981 981
  • Page 982 982
  • Page 983 983
  • Page 984 984
  • Page 985 985
  • Page 986 986
  • Page 987 987
  • Page 988 988
  • Page 989 989
  • Page 990 990
  • Page 991 991
  • Page 992 992
  • Page 993 993
  • Page 994 994
  • Page 995 995
  • Page 996 996
  • Page 997 997
  • Page 998 998
  • Page 999 999
  • Page 1000 1000
  • Page 1001 1001
  • Page 1002 1002
  • Page 1003 1003
  • Page 1004 1004
  • Page 1005 1005
  • Page 1006 1006
  • Page 1007 1007
  • Page 1008 1008
  • Page 1009 1009
  • Page 1010 1010
  • Page 1011 1011
  • Page 1012 1012
  • Page 1013 1013
  • Page 1014 1014
  • Page 1015 1015
  • Page 1016 1016
  • Page 1017 1017
  • Page 1018 1018
  • Page 1019 1019
  • Page 1020 1020
  • Page 1021 1021
  • Page 1022 1022
  • Page 1023 1023
  • Page 1024 1024
  • Page 1025 1025
  • Page 1026 1026
  • Page 1027 1027
  • Page 1028 1028
  • Page 1029 1029
  • Page 1030 1030
  • Page 1031 1031
  • Page 1032 1032
  • Page 1033 1033
  • Page 1034 1034
  • Page 1035 1035
  • Page 1036 1036
  • Page 1037 1037
  • Page 1038 1038
  • Page 1039 1039
  • Page 1040 1040
  • Page 1041 1041
  • Page 1042 1042
  • Page 1043 1043
  • Page 1044 1044
  • Page 1045 1045
  • Page 1046 1046
  • Page 1047 1047
  • Page 1048 1048
  • Page 1049 1049
  • Page 1050 1050
  • Page 1051 1051
  • Page 1052 1052
  • Page 1053 1053
  • Page 1054 1054
  • Page 1055 1055
  • Page 1056 1056
  • Page 1057 1057
  • Page 1058 1058
  • Page 1059 1059
  • Page 1060 1060
  • Page 1061 1061
  • Page 1062 1062
  • Page 1063 1063
  • Page 1064 1064
  • Page 1065 1065
  • Page 1066 1066
  • Page 1067 1067
  • Page 1068 1068
  • Page 1069 1069
  • Page 1070 1070
  • Page 1071 1071
  • Page 1072 1072
  • Page 1073 1073
  • Page 1074 1074
  • Page 1075 1075
  • Page 1076 1076
  • Page 1077 1077
  • Page 1078 1078
  • Page 1079 1079
  • Page 1080 1080
  • Page 1081 1081
  • Page 1082 1082
  • Page 1083 1083
  • Page 1084 1084
  • Page 1085 1085
  • Page 1086 1086
  • Page 1087 1087
  • Page 1088 1088
  • Page 1089 1089
  • Page 1090 1090
  • Page 1091 1091
  • Page 1092 1092
  • Page 1093 1093
  • Page 1094 1094
  • Page 1095 1095
  • Page 1096 1096
  • Page 1097 1097
  • Page 1098 1098
  • Page 1099 1099
  • Page 1100 1100
  • Page 1101 1101
  • Page 1102 1102
  • Page 1103 1103
  • Page 1104 1104
  • Page 1105 1105
  • Page 1106 1106
  • Page 1107 1107
  • Page 1108 1108
  • Page 1109 1109
  • Page 1110 1110
  • Page 1111 1111
  • Page 1112 1112
  • Page 1113 1113
  • Page 1114 1114
  • Page 1115 1115
  • Page 1116 1116
  • Page 1117 1117
  • Page 1118 1118
  • Page 1119 1119
  • Page 1120 1120
  • Page 1121 1121
  • Page 1122 1122
  • Page 1123 1123
  • Page 1124 1124
  • Page 1125 1125
  • Page 1126 1126
  • Page 1127 1127
  • Page 1128 1128
  • Page 1129 1129
  • Page 1130 1130
  • Page 1131 1131
  • Page 1132 1132
  • Page 1133 1133
  • Page 1134 1134
  • Page 1135 1135
  • Page 1136 1136
  • Page 1137 1137
  • Page 1138 1138
  • Page 1139 1139
  • Page 1140 1140
  • Page 1141 1141
  • Page 1142 1142
  • Page 1143 1143
  • Page 1144 1144
  • Page 1145 1145
  • Page 1146 1146
  • Page 1147 1147
  • Page 1148 1148
  • Page 1149 1149
  • Page 1150 1150
  • Page 1151 1151
  • Page 1152 1152
  • Page 1153 1153
  • Page 1154 1154
  • Page 1155 1155
  • Page 1156 1156
  • Page 1157 1157
  • Page 1158 1158
  • Page 1159 1159
  • Page 1160 1160
  • Page 1161 1161
  • Page 1162 1162
  • Page 1163 1163
  • Page 1164 1164
  • Page 1165 1165
  • Page 1166 1166
  • Page 1167 1167
  • Page 1168 1168
  • Page 1169 1169
  • Page 1170 1170
  • Page 1171 1171
  • Page 1172 1172
  • Page 1173 1173
  • Page 1174 1174
  • Page 1175 1175
  • Page 1176 1176
  • Page 1177 1177
  • Page 1178 1178
  • Page 1179 1179
  • Page 1180 1180
  • Page 1181 1181
  • Page 1182 1182
  • Page 1183 1183
  • Page 1184 1184
  • Page 1185 1185
  • Page 1186 1186
  • Page 1187 1187
  • Page 1188 1188
  • Page 1189 1189
  • Page 1190 1190
  • Page 1191 1191
  • Page 1192 1192
  • Page 1193 1193
  • Page 1194 1194
  • Page 1195 1195
  • Page 1196 1196
  • Page 1197 1197
  • Page 1198 1198
  • Page 1199 1199
  • Page 1200 1200
  • Page 1201 1201
  • Page 1202 1202
  • Page 1203 1203
  • Page 1204 1204
  • Page 1205 1205
  • Page 1206 1206
  • Page 1207 1207
  • Page 1208 1208
  • Page 1209 1209
  • Page 1210 1210
  • Page 1211 1211
  • Page 1212 1212
  • Page 1213 1213
  • Page 1214 1214
  • Page 1215 1215
  • Page 1216 1216
  • Page 1217 1217
  • Page 1218 1218
  • Page 1219 1219
  • Page 1220 1220
  • Page 1221 1221
  • Page 1222 1222
  • Page 1223 1223
  • Page 1224 1224
  • Page 1225 1225
  • Page 1226 1226
  • Page 1227 1227
  • Page 1228 1228
  • Page 1229 1229
  • Page 1230 1230
  • Page 1231 1231
  • Page 1232 1232
  • Page 1233 1233
  • Page 1234 1234
  • Page 1235 1235
  • Page 1236 1236
  • Page 1237 1237
  • Page 1238 1238
  • Page 1239 1239
  • Page 1240 1240
  • Page 1241 1241
  • Page 1242 1242
  • Page 1243 1243
  • Page 1244 1244
  • Page 1245 1245
  • Page 1246 1246
  • Page 1247 1247
  • Page 1248 1248
  • Page 1249 1249
  • Page 1250 1250
  • Page 1251 1251
  • Page 1252 1252
  • Page 1253 1253
  • Page 1254 1254
  • Page 1255 1255
  • Page 1256 1256
  • Page 1257 1257
  • Page 1258 1258
  • Page 1259 1259
  • Page 1260 1260
  • Page 1261 1261
  • Page 1262 1262
  • Page 1263 1263
  • Page 1264 1264
  • Page 1265 1265
  • Page 1266 1266
  • Page 1267 1267
  • Page 1268 1268
  • Page 1269 1269
  • Page 1270 1270
  • Page 1271 1271
  • Page 1272 1272
  • Page 1273 1273
  • Page 1274 1274
  • Page 1275 1275
  • Page 1276 1276
  • Page 1277 1277
  • Page 1278 1278
  • Page 1279 1279
  • Page 1280 1280
  • Page 1281 1281
  • Page 1282 1282
  • Page 1283 1283
  • Page 1284 1284
  • Page 1285 1285
  • Page 1286 1286
  • Page 1287 1287
  • Page 1288 1288
  • Page 1289 1289
  • Page 1290 1290
  • Page 1291 1291
  • Page 1292 1292
  • Page 1293 1293
  • Page 1294 1294
  • Page 1295 1295
  • Page 1296 1296
  • Page 1297 1297
  • Page 1298 1298
  • Page 1299 1299
  • Page 1300 1300
  • Page 1301 1301
  • Page 1302 1302
  • Page 1303 1303
  • Page 1304 1304
  • Page 1305 1305
  • Page 1306 1306
  • Page 1307 1307
  • Page 1308 1308
  • Page 1309 1309
  • Page 1310 1310
  • Page 1311 1311
  • Page 1312 1312
  • Page 1313 1313
  • Page 1314 1314
  • Page 1315 1315
  • Page 1316 1316
  • Page 1317 1317
  • Page 1318 1318
  • Page 1319 1319
  • Page 1320 1320
  • Page 1321 1321
  • Page 1322 1322
  • Page 1323 1323
  • Page 1324 1324
  • Page 1325 1325
  • Page 1326 1326
  • Page 1327 1327
  • Page 1328 1328
  • Page 1329 1329
  • Page 1330 1330
  • Page 1331 1331
  • Page 1332 1332
  • Page 1333 1333
  • Page 1334 1334
  • Page 1335 1335
  • Page 1336 1336
  • Page 1337 1337
  • Page 1338 1338
  • Page 1339 1339
  • Page 1340 1340
  • Page 1341 1341
  • Page 1342 1342
  • Page 1343 1343
  • Page 1344 1344
  • Page 1345 1345
  • Page 1346 1346
  • Page 1347 1347
  • Page 1348 1348
  • Page 1349 1349
  • Page 1350 1350
  • Page 1351 1351
  • Page 1352 1352
  • Page 1353 1353
  • Page 1354 1354
  • Page 1355 1355
  • Page 1356 1356
  • Page 1357 1357
  • Page 1358 1358
  • Page 1359 1359
  • Page 1360 1360
  • Page 1361 1361
  • Page 1362 1362
  • Page 1363 1363
  • Page 1364 1364
  • Page 1365 1365
  • Page 1366 1366
  • Page 1367 1367
  • Page 1368 1368
  • Page 1369 1369
  • Page 1370 1370
  • Page 1371 1371
  • Page 1372 1372
  • Page 1373 1373
  • Page 1374 1374
  • Page 1375 1375
  • Page 1376 1376
  • Page 1377 1377
  • Page 1378 1378
  • Page 1379 1379
  • Page 1380 1380
  • Page 1381 1381
  • Page 1382 1382
  • Page 1383 1383
  • Page 1384 1384
  • Page 1385 1385
  • Page 1386 1386
  • Page 1387 1387
  • Page 1388 1388
  • Page 1389 1389
  • Page 1390 1390
  • Page 1391 1391
  • Page 1392 1392
  • Page 1393 1393
  • Page 1394 1394
  • Page 1395 1395
  • Page 1396 1396
  • Page 1397 1397
  • Page 1398 1398
  • Page 1399 1399
  • Page 1400 1400
  • Page 1401 1401
  • Page 1402 1402
  • Page 1403 1403
  • Page 1404 1404
  • Page 1405 1405
  • Page 1406 1406
  • Page 1407 1407
  • Page 1408 1408
  • Page 1409 1409
  • Page 1410 1410
  • Page 1411 1411
  • Page 1412 1412
  • Page 1413 1413
  • Page 1414 1414
  • Page 1415 1415
  • Page 1416 1416
  • Page 1417 1417
  • Page 1418 1418
  • Page 1419 1419
  • Page 1420 1420
  • Page 1421 1421
  • Page 1422 1422
  • Page 1423 1423
  • Page 1424 1424
  • Page 1425 1425
  • Page 1426 1426
  • Page 1427 1427
  • Page 1428 1428
  • Page 1429 1429
  • Page 1430 1430
  • Page 1431 1431
  • Page 1432 1432
  • Page 1433 1433
  • Page 1434 1434
  • Page 1435 1435
  • Page 1436 1436
  • Page 1437 1437
  • Page 1438 1438
  • Page 1439 1439
  • Page 1440 1440
  • Page 1441 1441
  • Page 1442 1442
  • Page 1443 1443
  • Page 1444 1444
  • Page 1445 1445
  • Page 1446 1446
  • Page 1447 1447
  • Page 1448 1448
  • Page 1449 1449
  • Page 1450 1450
  • Page 1451 1451
  • Page 1452 1452
  • Page 1453 1453
  • Page 1454 1454
  • Page 1455 1455
  • Page 1456 1456
  • Page 1457 1457
  • Page 1458 1458
  • Page 1459 1459
  • Page 1460 1460
  • Page 1461 1461
  • Page 1462 1462
  • Page 1463 1463
  • Page 1464 1464
  • Page 1465 1465
  • Page 1466 1466
  • Page 1467 1467
  • Page 1468 1468
  • Page 1469 1469
  • Page 1470 1470
  • Page 1471 1471
  • Page 1472 1472
  • Page 1473 1473
  • Page 1474 1474
  • Page 1475 1475
  • Page 1476 1476
  • Page 1477 1477
  • Page 1478 1478
  • Page 1479 1479
  • Page 1480 1480
  • Page 1481 1481
  • Page 1482 1482
  • Page 1483 1483
  • Page 1484 1484
  • Page 1485 1485
  • Page 1486 1486
  • Page 1487 1487
  • Page 1488 1488
  • Page 1489 1489
  • Page 1490 1490
  • Page 1491 1491
  • Page 1492 1492
  • Page 1493 1493
  • Page 1494 1494
  • Page 1495 1495
  • Page 1496 1496
  • Page 1497 1497
  • Page 1498 1498
  • Page 1499 1499
  • Page 1500 1500
  • Page 1501 1501
  • Page 1502 1502
  • Page 1503 1503
  • Page 1504 1504
  • Page 1505 1505
  • Page 1506 1506
  • Page 1507 1507
  • Page 1508 1508
  • Page 1509 1509
  • Page 1510 1510
  • Page 1511 1511
  • Page 1512 1512
  • Page 1513 1513
  • Page 1514 1514
  • Page 1515 1515
  • Page 1516 1516
  • Page 1517 1517
  • Page 1518 1518
  • Page 1519 1519
  • Page 1520 1520
  • Page 1521 1521
  • Page 1522 1522
  • Page 1523 1523
  • Page 1524 1524
  • Page 1525 1525
  • Page 1526 1526
  • Page 1527 1527
  • Page 1528 1528
  • Page 1529 1529
  • Page 1530 1530
  • Page 1531 1531
  • Page 1532 1532
  • Page 1533 1533
  • Page 1534 1534
  • Page 1535 1535
  • Page 1536 1536
  • Page 1537 1537
  • Page 1538 1538
  • Page 1539 1539
  • Page 1540 1540
  • Page 1541 1541
  • Page 1542 1542
  • Page 1543 1543
  • Page 1544 1544
  • Page 1545 1545
  • Page 1546 1546
  • Page 1547 1547
  • Page 1548 1548
  • Page 1549 1549
  • Page 1550 1550
  • Page 1551 1551
  • Page 1552 1552
  • Page 1553 1553
  • Page 1554 1554
  • Page 1555 1555
  • Page 1556 1556
  • Page 1557 1557
  • Page 1558 1558
  • Page 1559 1559
  • Page 1560 1560
  • Page 1561 1561
  • Page 1562 1562
  • Page 1563 1563
  • Page 1564 1564
  • Page 1565 1565
  • Page 1566 1566
  • Page 1567 1567
  • Page 1568 1568
  • Page 1569 1569
  • Page 1570 1570
  • Page 1571 1571
  • Page 1572 1572
  • Page 1573 1573
  • Page 1574 1574
  • Page 1575 1575
  • Page 1576 1576
  • Page 1577 1577
  • Page 1578 1578
  • Page 1579 1579
  • Page 1580 1580
  • Page 1581 1581
  • Page 1582 1582
  • Page 1583 1583
  • Page 1584 1584
  • Page 1585 1585
  • Page 1586 1586
  • Page 1587 1587
  • Page 1588 1588
  • Page 1589 1589
  • Page 1590 1590
  • Page 1591 1591
  • Page 1592 1592
  • Page 1593 1593
  • Page 1594 1594
  • Page 1595 1595
  • Page 1596 1596
  • Page 1597 1597
  • Page 1598 1598
  • Page 1599 1599
  • Page 1600 1600
  • Page 1601 1601
  • Page 1602 1602
  • Page 1603 1603
  • Page 1604 1604
  • Page 1605 1605
  • Page 1606 1606
  • Page 1607 1607
  • Page 1608 1608
  • Page 1609 1609
  • Page 1610 1610
  • Page 1611 1611
  • Page 1612 1612
  • Page 1613 1613
  • Page 1614 1614
  • Page 1615 1615
  • Page 1616 1616
  • Page 1617 1617
  • Page 1618 1618
  • Page 1619 1619
  • Page 1620 1620
  • Page 1621 1621
  • Page 1622 1622
  • Page 1623 1623
  • Page 1624 1624
  • Page 1625 1625
  • Page 1626 1626
  • Page 1627 1627
  • Page 1628 1628
  • Page 1629 1629
  • Page 1630 1630
  • Page 1631 1631
  • Page 1632 1632
  • Page 1633 1633
  • Page 1634 1634
  • Page 1635 1635
  • Page 1636 1636
  • Page 1637 1637
  • Page 1638 1638
  • Page 1639 1639
  • Page 1640 1640
  • Page 1641 1641
  • Page 1642 1642
  • Page 1643 1643
  • Page 1644 1644
  • Page 1645 1645
  • Page 1646 1646
  • Page 1647 1647
  • Page 1648 1648
  • Page 1649 1649
  • Page 1650 1650
  • Page 1651 1651
  • Page 1652 1652
  • Page 1653 1653
  • Page 1654 1654
  • Page 1655 1655
  • Page 1656 1656
  • Page 1657 1657
  • Page 1658 1658
  • Page 1659 1659
  • Page 1660 1660
  • Page 1661 1661
  • Page 1662 1662
  • Page 1663 1663
  • Page 1664 1664
  • Page 1665 1665
  • Page 1666 1666
  • Page 1667 1667
  • Page 1668 1668
  • Page 1669 1669
  • Page 1670 1670
  • Page 1671 1671
  • Page 1672 1672
  • Page 1673 1673
  • Page 1674 1674
  • Page 1675 1675
  • Page 1676 1676
  • Page 1677 1677
  • Page 1678 1678
  • Page 1679 1679
  • Page 1680 1680
  • Page 1681 1681
  • Page 1682 1682
  • Page 1683 1683
  • Page 1684 1684
  • Page 1685 1685
  • Page 1686 1686
  • Page 1687 1687
  • Page 1688 1688
  • Page 1689 1689
  • Page 1690 1690
  • Page 1691 1691
  • Page 1692 1692
  • Page 1693 1693
  • Page 1694 1694
  • Page 1695 1695
  • Page 1696 1696
  • Page 1697 1697
  • Page 1698 1698
  • Page 1699 1699
  • Page 1700 1700
  • Page 1701 1701
  • Page 1702 1702
  • Page 1703 1703
  • Page 1704 1704
  • Page 1705 1705
  • Page 1706 1706
  • Page 1707 1707
  • Page 1708 1708
  • Page 1709 1709
  • Page 1710 1710
  • Page 1711 1711
  • Page 1712 1712
  • Page 1713 1713
  • Page 1714 1714
  • Page 1715 1715
  • Page 1716 1716
  • Page 1717 1717
  • Page 1718 1718
  • Page 1719 1719
  • Page 1720 1720
  • Page 1721 1721
  • Page 1722 1722
  • Page 1723 1723
  • Page 1724 1724
  • Page 1725 1725
  • Page 1726 1726
  • Page 1727 1727
  • Page 1728 1728
  • Page 1729 1729
  • Page 1730 1730
  • Page 1731 1731
  • Page 1732 1732
  • Page 1733 1733
  • Page 1734 1734
  • Page 1735 1735
  • Page 1736 1736
  • Page 1737 1737
  • Page 1738 1738
  • Page 1739 1739
  • Page 1740 1740
  • Page 1741 1741
  • Page 1742 1742
  • Page 1743 1743
  • Page 1744 1744
  • Page 1745 1745
  • Page 1746 1746
  • Page 1747 1747
  • Page 1748 1748
  • Page 1749 1749
  • Page 1750 1750
  • Page 1751 1751
  • Page 1752 1752
  • Page 1753 1753
  • Page 1754 1754
  • Page 1755 1755
  • Page 1756 1756
  • Page 1757 1757
  • Page 1758 1758
  • Page 1759 1759
  • Page 1760 1760
  • Page 1761 1761

NXP MWCT101xS Reference guide

Type
Reference guide

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI