Section number Title Page
12.2.1 Features.......................................................................................................................................................... 196
12.3 Functional Description..................................................................................................................................................196
12.3.1 General operation...........................................................................................................................................196
12.3.2 Arbitration......................................................................................................................................................197
12.4 Initialization/application information........................................................................................................................... 199
Chapter 13
Memory Protection Unit (MPU)
13.1 Chip-specific MPU information................................................................................................................................... 201
13.1.1 MPU Slave Port Assignments........................................................................................................................201
13.1.2 MPU Logical Bus Master Assignments.........................................................................................................201
13.1.3 Current PID....................................................................................................................................................202
13.1.4 Region descriptors and slave port configuration............................................................................................202
13.2 Introduction...................................................................................................................................................................202
13.3 Overview.......................................................................................................................................................................203
13.3.1 Block diagram................................................................................................................................................203
13.3.2 Features.......................................................................................................................................................... 204
13.4 MPU register descriptions.............................................................................................................................................204
13.4.1 MPU Memory map........................................................................................................................................ 205
13.4.2 Control/Error Status Register (CESR)........................................................................................................... 207
13.4.3 Error Address Register, slave port n (EAR0 - EAR4)................................................................................... 210
13.4.4 Error Detail Register, slave port n (EDR0 - EDR4)...................................................................................... 211
13.4.5 Region Descriptor n, Word 0 (RGD0_WORD0 - RGD15_WORD0)...........................................................212
13.4.6 Region Descriptor 0, Word 1 (RGD0_WORD1)...........................................................................................214
13.4.7 Region Descriptor 0, Word 2 (RGD0_WORD2)...........................................................................................215
13.4.8 Region Descriptor 0, Word 3 (RGD0_WORD3)...........................................................................................218
13.4.9 Region Descriptor n, Word 1 (RGD1_WORD1 - RGD15_WORD1)...........................................................219
13.4.10 Region Descriptor n, Word 2 (RGD1_WORD2 - RGD15_WORD2)...........................................................220
13.4.11 Region Descriptor n, Word 3 (RGD1_WORD3 - RGD15_WORD3)...........................................................223
13.4.12 Region Descriptor Alternate Access Control 0 (RGDAAC0)....................................................................... 225
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
NXP Semiconductors 9