Freescale Semiconductor MC9S08PT60 Reference guide

Type
Reference guide

This manual is also suitable for

MC9S08PT60 Reference Manual
Supports: MC9S08PT60(A) and MC9S08PT32(A)
Document Number: MC9S08PT60RM
Rev 4, 08/2014
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
2 Freescale Semiconductor, Inc.
Contents
Section number Title Page
Chapter 1
Device Overview
1.1 Introduction.....................................................................................................................................................................35
1.2 MCU block diagram....................................................................................................................................................... 36
1.3 System clock distribution................................................................................................................................................38
Chapter 2
Pins and connections
2.1 Device pin assignment.................................................................................................................................................... 41
2.2 Pin functions................................................................................................................................................................... 45
2.2.1 Power (VDD, VSS)..........................................................................................................................................45
2.2.2 Analog power supply and reference pins (VDDA/VREFH and VSSA/VREFL)............................................46
2.2.3 Oscillator (XTAL, EXTAL)............................................................................................................................ 47
2.2.4 External reset pin (RESET) and interrupt pin (IRQ)....................................................................................... 48
2.2.5 Background/mode select (BKGD/MS)............................................................................................................ 49
2.2.6 Port A input/output (I/O) pins (PTA7–PTA0)................................................................................................. 50
2.2.7 Port B input/output (I/O) pins (PTB7–PTB0)..................................................................................................50
2.2.8 Port C input/output (I/O) pins (PTC7–PTC0)..................................................................................................50
2.2.9 Port D input/output (I/O) pins (PTD7–PTD0)................................................................................................. 50
2.2.10 Port E input/Output (I/O) pins (PTE7–PTE0)..................................................................................................51
2.2.11 Port F input/output (I/O) pins (PTF7–PTF0)................................................................................................... 51
2.2.12 Port G input/output (I/O) pins (PTG3–PTG0)................................................................................................. 51
2.2.13 Port H input/output (I/O) pins (PTH7–PTH6, PTH2–PTH0)..........................................................................51
2.2.14 True open drain pins (PTA3–PTA2)................................................................................................................51
2.2.15 High current drive pins (PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, PTH1)........................................52
2.2.16 Peripheral pinouts............................................................................................................................................ 52
Chapter 3
Power management
3.1 Introduction.....................................................................................................................................................................55
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
Freescale Semiconductor, Inc. 3
Section number Title Page
3.2 Features...........................................................................................................................................................................55
3.2.1 Run mode......................................................................................................................................................... 55
3.2.2 Wait mode........................................................................................................................................................56
3.2.3 Stop3 mode...................................................................................................................................................... 56
3.2.4 Active BDM enabled in stop3 mode................................................................................................................56
3.2.5 LVD enabled in stop mode.............................................................................................................................. 57
3.2.6 Power modes behaviors................................................................................................................................... 57
3.3 Low voltage detect (LVD) system..................................................................................................................................58
3.3.1 Power-on reset (POR) operation......................................................................................................................59
3.3.2 LVD reset operation.........................................................................................................................................59
3.3.3 Low-voltage warning (LVW).......................................................................................................................... 59
3.4 Bandgap reference.......................................................................................................................................................... 60
3.5 Power management control bits and registers................................................................................................................ 60
3.5.1 System Power Management Status and Control 1 Register (PMC_SPMSC1)................................................60
3.5.2 System Power Management Status and Control 2 Register (PMC_SPMSC2)................................................62
Chapter 4
Memory map
4.1 Memory map...................................................................................................................................................................63
4.2 Reset and interrupt vector assignments...........................................................................................................................64
4.3 Register addresses and bit assignments.......................................................................................................................... 65
4.4 Random-access memory (RAM).................................................................................................................................... 77
4.5 Flash and EEPROM........................................................................................................................................................77
4.5.1 Overview..........................................................................................................................................................77
4.5.2 Function descriptions....................................................................................................................................... 79
4.5.2.1 Modes of operation........................................................................................................................ 79
4.5.2.2 Flash and EEPROM memory map.................................................................................................80
4.5.2.3 Flash and EEPROM initialization after system reset.....................................................................80
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
4 Freescale Semiconductor, Inc.
Section number Title Page
4.5.2.4 Flash and EEPROM command operations.....................................................................................81
4.5.2.5 Flash and EEPROM interrupts.......................................................................................................86
4.5.2.6 Protection....................................................................................................................................... 87
4.5.2.7 Security.......................................................................................................................................... 91
4.5.2.8 Flash and EEPROM commands.....................................................................................................93
4.5.2.9 Flash and EEPROM command summary...................................................................................... 95
4.6 Flash and EEPROM registers descriptions.....................................................................................................................109
4.6.1 Flash Clock Divider Register (NVM_FCLKDIV)...........................................................................................109
4.6.2 Flash Security Register (NVM_FSEC)............................................................................................................110
4.6.3 Flash CCOB Index Register (NVM_FCCOBIX)............................................................................................ 111
4.6.4 Flash Configuration Register (NVM_FCNFG)............................................................................................... 111
4.6.5 Flash Error Configuration Register (NVM_FERCNFG).................................................................................112
4.6.6 Flash Status Register (NVM_FSTAT).............................................................................................................113
4.6.7 Flash Error Status Register (NVM_FERSTAT).............................................................................................. 114
4.6.8 Flash Protection Register (NVM_FPROT)......................................................................................................115
4.6.9 EEPROM Protection Register (NVM_EEPROT)............................................................................................116
4.6.10 Flash Common Command Object Register:High (NVM_FCCOBHI)............................................................118
4.6.11 Flash Common Command Object Register: Low (NVM_FCCOBLO)...........................................................118
4.6.12 Flash Option Register (NVM_FOPT)..............................................................................................................118
Chapter 5
Interrupt
5.1 Interrupts.........................................................................................................................................................................121
5.1.1 Interrupt stack frame........................................................................................................................................ 122
5.1.2 Interrupt vectors, sources, and local masks......................................................................................................123
5.1.3 Hardware nested interrupt................................................................................................................................126
5.1.3.1 Interrupt priority level register.......................................................................................................127
5.1.3.2 Interrupt priority level comparator set........................................................................................... 128
5.1.3.3 Interrupt priority mask update and restore mechanism..................................................................128
5.1.3.4 Integration and application of the IPC........................................................................................... 129
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
Freescale Semiconductor, Inc. 5
Section number Title Page
5.2 IRQ..................................................................................................................................................................................129
5.2.1 Features............................................................................................................................................................ 130
5.2.1.1 Pin configuration options...............................................................................................................130
5.2.1.2 Edge and level sensitivity.............................................................................................................. 131
5.3 Interrupt pin request register...........................................................................................................................................131
5.3.1 Interrupt Pin Request Status and Control Register (IRQ_SC).........................................................................132
5.4 Interrupt priority control register.................................................................................................................................... 133
5.4.1 IPC Status and Control Register (IPC_SC)......................................................................................................134
5.4.2 Interrupt Priority Mask Pseudo Stack Register (IPC_IPMPS)........................................................................ 135
5.4.3 Interrupt Level Setting Registers n (IPC_ILRSn)............................................................................................135
Chapter 6
System control
6.1 System device identification (SDID)..............................................................................................................................137
6.2 Universally unique identification (UUID)......................................................................................................................137
6.3 Reset and system initialization........................................................................................................................................137
6.4 System options................................................................................................................................................................138
6.4.1 BKGD pin enable.............................................................................................................................................138
6.4.2 RESET pin enable............................................................................................................................................138
6.4.3 SCI0 pin reassignment..................................................................................................................................... 138
6.4.4 SPI0 pin reassignment......................................................................................................................................139
6.4.5 IIC pins reassignments.....................................................................................................................................139
6.4.6 FTM2 channels pin reassignment.................................................................................................................... 139
6.4.7 Bus clock output pin enable.............................................................................................................................139
6.5 System interconnection...................................................................................................................................................140
6.5.1 ACMP output selection....................................................................................................................................140
6.5.2 SCI0 TxD modulation......................................................................................................................................140
6.5.3 SCI0 RxD capture............................................................................................................................................ 141
6.5.4 SCI0 RxD filter................................................................................................................................................ 141
6.5.5 RTC capture..................................................................................................................................................... 142
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
6 Freescale Semiconductor, Inc.
Section number Title Page
6.5.6 FTM2 software synchronization...................................................................................................................... 142
6.5.7 ADC hardware trigger......................................................................................................................................142
6.6 System Control Registers................................................................................................................................................143
6.6.1 System Reset Status Register (SYS_SRS).......................................................................................................143
6.6.2 System Background Debug Force Reset Register (SYS_SBDFR)..................................................................145
6.6.3 System Device Identification Register: High (SYS_SDIDH)......................................................................... 146
6.6.4 System Device Identification Register: Low (SYS_SDIDL).......................................................................... 146
6.6.5 System Options Register 1 (SYS_SOPT1)...................................................................................................... 147
6.6.6 System Options Register 2 (SYS_SOPT2)...................................................................................................... 148
6.6.7 System Options Register 3 (SYS_SOPT3)...................................................................................................... 150
6.6.8 System Options Register 4 (SYS_SOPT4)...................................................................................................... 150
6.6.9 Illegal Address Register: High (SYS_ILLAH)................................................................................................151
6.6.10 Illegal Address Register: Low (SYS_ILLAL).................................................................................................152
6.6.11 Universally Unique Identifier Register 1 (SYS_UUID1)................................................................................152
6.6.12 Universally Unique Identifier Register 2 (SYS_UUID2)................................................................................153
6.6.13 Universally Unique Identifier Register 3 (SYS_UUID3)................................................................................153
6.6.14 Universally Unique Identifier Register 4 (SYS_UUID4)................................................................................154
6.6.15 Universally Unique Identifier Register 5 (SYS_UUID5)................................................................................154
6.6.16 Universally Unique Identifier Register 6 (SYS_UUID6)................................................................................155
6.6.17 Universally Unique Identifier Register 7 (SYS_UUID7)................................................................................155
6.6.18 Universally Unique Identifier Register 8 (SYS_UUID8)................................................................................156
Chapter 7
Parallel input/output
7.1 Introduction.....................................................................................................................................................................157
7.2 Port data and data direction.............................................................................................................................................159
7.3 Internal pullup enable..................................................................................................................................................... 160
7.4 Input glitch filter setting..................................................................................................................................................160
7.5 High current drive...........................................................................................................................................................161
7.6 Pin behavior in stop mode...............................................................................................................................................161
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
Freescale Semiconductor, Inc. 7
Section number Title Page
7.7 Port data registers............................................................................................................................................................161
7.7.1 Port A Data Register (PORT_PTAD)..............................................................................................................162
7.7.2 Port B Data Register (PORT_PTBD).............................................................................................................. 163
7.7.3 Port C Data Register (PORT_PTCD).............................................................................................................. 163
7.7.4 Port D Data Register (PORT_PTDD)..............................................................................................................164
7.7.5 Port E Data Register (PORT_PTED)...............................................................................................................164
7.7.6 Port F Data Register (PORT_PTFD)............................................................................................................... 165
7.7.7 Port G Data Register (PORT_PTGD)..............................................................................................................165
7.7.8 Port H Data Register (PORT_PTHD)..............................................................................................................166
7.7.9 Port High Drive Enable Register (PORT_HDRVE)........................................................................................167
7.7.10 Port A Output Enable Register (PORT_PTAOE)............................................................................................168
7.7.11 Port B Output Enable Register (PORT_PTBOE)............................................................................................ 169
7.7.12 Port C Output Enable Register (PORT_PTCOE)............................................................................................ 170
7.7.13 Port D Output Enable Register (PORT_PTDOE)............................................................................................172
7.7.14 Port E Output Enable Register (PORT_PTEOE).............................................................................................173
7.7.15 Port F Output Enable Register (PORT_PTFOE)............................................................................................. 174
7.7.16 Port G Output Enable Register (PORT_PTGOE)............................................................................................175
7.7.17 Port H Output Enable Register (PORT_PTHOE)............................................................................................176
7.7.18 Port A Input Enable Register (PORT_PTAIE)................................................................................................177
7.7.19 Port B Input Enable Register (PORT_PTBIE)................................................................................................ 178
7.7.20 Port C Input Enable Register (PORT_PTCIE)................................................................................................ 179
7.7.21 Port D Input Enable Register (PORT_PTDIE)................................................................................................181
7.7.22 Port E Input Enable Register (PORT_PTEIE).................................................................................................182
7.7.23 Port F Input Enable Register (PORT_PTFIE)................................................................................................. 183
7.7.24 Port G Input Enable Register (PORT_PTGIE)................................................................................................184
7.7.25 Port H Input Enable Register (PORT_PTHIE)................................................................................................185
7.7.26 Port Filter Register 0 (PORT_IOFLT0)...........................................................................................................186
7.7.27 Port Filter Register 1 (PORT_IOFLT1)...........................................................................................................187
7.7.28 Port Filter Register 2 (PORT_IOFLT2)...........................................................................................................188
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
8 Freescale Semiconductor, Inc.
Section number Title Page
7.7.29 Port Clock Division Register (PORT_FCLKDIV).......................................................................................... 189
7.7.30 Port A Pullup Enable Register (PORT_PTAPE)............................................................................................. 190
7.7.31 Port B Pullup Enable Register (PORT_PTBPE)..............................................................................................191
7.7.32 Port C Pullup Enable Register (PORT_PTCPE)..............................................................................................192
7.7.33 Port D Pullup Enable Register (PORT_PTDPE)............................................................................................. 194
7.7.34 Port E Pullup Enable Register (PORT_PTEPE)..............................................................................................195
7.7.35 Port F Pullup Enable Register (PORT_PTFPE).............................................................................................. 196
7.7.36 Port G Pullup Enable Register (PORT_PTGPE)............................................................................................. 198
7.7.37 Port H Pullup Enable Register (PORT_PTHPE)............................................................................................. 199
Chapter 8
Clock management
8.1 Clock module..................................................................................................................................................................201
8.2 Internal clock source (ICS)............................................................................................................................................. 203
8.2.1 Function description.........................................................................................................................................203
8.2.1.1 Bus frequency divider.................................................................................................................... 204
8.2.1.2 Low power bit usage......................................................................................................................204
8.2.1.3 Internal reference clock (ICSIRCLK)............................................................................................204
8.2.1.4 Fixed frequency clock (ICSFFCLK)..............................................................................................205
8.2.1.5 BDC clock......................................................................................................................................206
8.2.2 Modes of operation.......................................................................................................................................... 206
8.2.2.1 FLL engaged internal (FEI)........................................................................................................... 207
8.2.2.2 FLL engaged external (FEE)..........................................................................................................208
8.2.2.3 FLL bypassed internal (FBI)..........................................................................................................208
8.2.2.4 FLL bypassed internal low power (FBILP)................................................................................... 208
8.2.2.5 FLL bypassed external (FBE)........................................................................................................209
8.2.2.6 FLL bypassed external low power (FBELP)................................................................................. 209
8.2.2.7 Stop (STOP)...................................................................................................................................210
8.2.3 FLL lock and clock monitor.............................................................................................................................211
8.2.3.1 FLL clock lock...............................................................................................................................211
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
Freescale Semiconductor, Inc. 9
Section number Title Page
8.2.3.2 External reference clock monitor...................................................................................................211
8.3 Initialization / application information........................................................................................................................... 211
8.3.1 Initializing FEI mode....................................................................................................................................... 212
8.3.2 Initializing FBI mode.......................................................................................................................................212
8.3.3 Initializing FEE mode...................................................................................................................................... 212
8.3.4 Initializing FBE mode......................................................................................................................................213
8.3.5 External oscillator (OSC).................................................................................................................................213
8.3.5.1 Bypass mode.................................................................................................................................. 214
8.3.5.2 Low-power configuration.............................................................................................................. 214
8.3.5.3 High-gain configuration.................................................................................................................215
8.3.5.4 Initializing external oscillator for peripherals................................................................................215
8.4 1 kHz low-power oscillator (LPO)................................................................................................................................. 216
8.5 Peripheral clock gating................................................................................................................................................... 216
8.6 ICS control registers....................................................................................................................................................... 216
8.6.1 ICS Control Register 1 (ICS_C1).................................................................................................................... 217
8.6.2 ICS Control Register 2 (ICS_C2).................................................................................................................... 218
8.6.3 ICS Control Register 3 (ICS_C3).................................................................................................................... 219
8.6.4 ICS Control Register 4 (ICS_C4).................................................................................................................... 219
8.6.5 ICS Status Register (ICS_S)............................................................................................................................ 220
8.6.6 OSC Status and Control Register (ICS_OSCSC)............................................................................................ 221
8.7 System clock gating control registers............................................................................................................................. 222
8.7.1 System Clock Gating Control 1 Register (SCG_C1).......................................................................................223
8.7.2 System Clock Gating Control 2 Register (SCG_C2).......................................................................................224
8.7.3 System Clock Gating Control 3 Register (SCG_C3).......................................................................................225
8.7.4 System Clock Gating Control 4 Register (SCG_C4).......................................................................................226
Chapter 9
Chip configurations
9.1 Introduction.....................................................................................................................................................................229
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
10 Freescale Semiconductor, Inc.
Section number Title Page
9.2 Core modules.................................................................................................................................................................. 229
9.2.1 Central processor unit (CPU)...........................................................................................................................229
9.2.2 Debug module (DBG)......................................................................................................................................229
9.3 System modules.............................................................................................................................................................. 230
9.3.1 Watchdog (WDOG)......................................................................................................................................... 230
9.4 Clock module..................................................................................................................................................................230
9.5 Memory...........................................................................................................................................................................232
9.5.1 Random-access-memory (RAM)..................................................................................................................... 232
9.5.2 Non-volatile memory (NVM).......................................................................................................................... 232
9.6 Power modules................................................................................................................................................................232
9.7 Security........................................................................................................................................................................... 233
9.7.1 Cyclic redundancy check (CRC)......................................................................................................................233
9.8 Timers............................................................................................................................................................................. 235
9.8.1 FlexTimer module (FTM)................................................................................................................................235
9.8.1.1 FTM0 interconnection....................................................................................................................236
9.8.1.2 FTM1 interconnection....................................................................................................................237
9.8.1.3 FTM2 interconnection....................................................................................................................237
9.8.2 8-bit modulo timer (MTIM).............................................................................................................................237
9.8.2.1 MTIM0 as ADC hardware trigger................................................................................................. 239
9.8.3 Real-time counter (RTC)................................................................................................................................. 239
9.9 Communication interfaces.............................................................................................................................................. 241
9.9.1 Serial communications interface (SCI)............................................................................................................241
9.9.1.1 SCI0 infrared functions..................................................................................................................243
9.9.2 8-Bit Serial Peripheral Interface (8-bit SPI).................................................................................................... 244
9.9.3 16-bit serial peripheral interface (16-bit SPI).................................................................................................. 246
9.9.4 Inter-Integrated Circuit (I2C)...........................................................................................................................248
9.10 Analog.............................................................................................................................................................................250
9.10.1 Analog-to-digital converter (ADC)..................................................................................................................250
9.10.1.1 ADC channel assignments............................................................................................................. 251
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
Freescale Semiconductor, Inc. 11
Section number Title Page
9.10.1.2 Alternate clock............................................................................................................................... 252
9.10.1.3 Hardware trigger............................................................................................................................ 253
9.10.1.4 Temperature sensor........................................................................................................................253
9.10.2 Analog comparator (ACMP)............................................................................................................................254
9.10.2.1 ACMP configuration information..................................................................................................256
9.10.2.2 ACMP in stop3 mode.....................................................................................................................256
9.10.2.3 ACMP to FTM configuration information.....................................................................................256
9.10.2.4 ACMP for SCI0 RXD filter........................................................................................................... 256
9.11 Human-machine interfaces HMI.....................................................................................................................................257
9.11.1 Keyboard interrupts (KBI)...............................................................................................................................257
9.11.2 Touch sense input (TSI)...................................................................................................................................259
9.11.2.1 TSI channel assignments................................................................................................................260
9.11.2.2 Hardware trigger............................................................................................................................ 261
Chapter 10
Central processor unit
10.1 Introduction.....................................................................................................................................................................263
10.1.1 Features............................................................................................................................................................ 263
10.2 Programmer's Model and CPU Registers....................................................................................................................... 264
10.2.1 Accumulator (A).............................................................................................................................................. 264
10.2.2 Index Register (H:X)........................................................................................................................................265
10.2.3 Stack Pointer (SP)............................................................................................................................................ 265
10.2.4 Program Counter (PC)..................................................................................................................................... 266
10.2.5 Condition Code Register (CCR)...................................................................................................................... 266
10.3 Addressing Modes.......................................................................................................................................................... 267
10.3.1 Inherent Addressing Mode (INH)....................................................................................................................268
10.3.2 Relative Addressing Mode (REL)....................................................................................................................268
10.3.3 Immediate Addressing Mode (IMM)...............................................................................................................268
10.3.4 Direct Addressing Mode (DIR)........................................................................................................................269
10.3.5 Extended Addressing Mode (EXT)..................................................................................................................269
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
12 Freescale Semiconductor, Inc.
Section number Title Page
10.3.6 Indexed Addressing Mode............................................................................................................................... 270
10.3.6.1 Indexed, No Offset (IX).................................................................................................................270
10.3.6.2 Indexed, No Offset with Post Increment (IX+)..............................................................................270
10.3.6.3 Indexed, 8-Bit Offset (IX1)............................................................................................................270
10.3.6.4 Indexed, 8-Bit Offset with Post Increment (IX1+)........................................................................ 271
10.3.6.5 Indexed, 16-Bit Offset (IX2)..........................................................................................................271
10.3.6.6 SP-Relative, 8-Bit Offset (SP1)..................................................................................................... 271
10.3.6.7 SP-Relative, 16-Bit Offset (SP2)................................................................................................... 272
10.3.7 Memory to memory Addressing Mode............................................................................................................272
10.3.7.1 Direct to Direct...............................................................................................................................272
10.3.7.2 Immediate to Direct....................................................................................................................... 272
10.3.7.3 Indexed to Direct, Post Increment..................................................................................................272
10.3.7.4 Direct to Indexed, Post-Increment................................................................................................. 273
10.4 Operation modes............................................................................................................................................................. 273
10.4.1 Stop mode........................................................................................................................................................ 273
10.4.2 Wait mode........................................................................................................................................................273
10.4.3 Background mode............................................................................................................................................ 274
10.4.4 Security mode.................................................................................................................................................. 275
10.5 HCS08 V6 Opcodes........................................................................................................................................................277
10.6 Special Operations.......................................................................................................................................................... 277
10.6.1 Reset Sequence................................................................................................................................................ 277
10.6.2 Interrupt Sequence........................................................................................................................................... 277
10.7 Instruction Set Summary.................................................................................................................................................278
Chapter 11
Keyboard Interrupts (KBI)
11.1 Introduction.....................................................................................................................................................................291
11.1.1 Features............................................................................................................................................................ 291
11.1.2 Modes of Operation......................................................................................................................................... 291
11.1.2.1 KBI in Wait mode..........................................................................................................................291
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
Freescale Semiconductor, Inc. 13
Section number Title Page
11.1.2.2 KBI in Stop modes.........................................................................................................................292
11.1.2.3 KBI in Active Background mode...................................................................................................292
11.1.3 Block Diagram................................................................................................................................................. 292
11.2 External signals description............................................................................................................................................ 293
11.3 Register definition...........................................................................................................................................................293
11.4 Memory Map and Registers............................................................................................................................................293
11.4.1 KBI Status and Control Register (KBIx_SC).................................................................................................. 294
11.4.2 KBIx Pin Enable Register (KBIx_PE).............................................................................................................294
11.4.3 KBIx Edge Select Register (KBIx_ES)........................................................................................................... 295
11.5 Functional Description....................................................................................................................................................295
11.5.1 Edge-only sensitivity........................................................................................................................................296
11.5.2 Edge and level sensitivity................................................................................................................................ 296
11.5.3 KBI Pullup Resistor......................................................................................................................................... 296
11.5.4 KBI initialization..............................................................................................................................................296
Chapter 12
FlexTimer Module (FTM)
12.1 Introduction.....................................................................................................................................................................299
12.1.1 FlexTimer philosophy......................................................................................................................................299
12.1.2 Features............................................................................................................................................................ 300
12.1.3 Modes of operation.......................................................................................................................................... 301
12.1.4 Block diagram..................................................................................................................................................301
12.2 Signal description............................................................................................................................................................304
12.2.1 EXTCLK — FTM external clock.................................................................................................................... 304
12.2.2 CHn — FTM channel (n) I/O pin.................................................................................................................... 304
12.2.3 FAULTj — FTM fault input............................................................................................................................304
12.3 Memory map and register definition...............................................................................................................................305
12.3.1 Module memory map.......................................................................................................................................305
12.3.2 Register descriptions........................................................................................................................................305
12.3.3 Status and Control (FTMx_SC)....................................................................................................................... 309
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
14 Freescale Semiconductor, Inc.
Section number Title Page
12.3.4 Counter High (FTMx_CNTH)......................................................................................................................... 310
12.3.5 Counter Low (FTMx_CNTL).......................................................................................................................... 311
12.3.6 Modulo High (FTMx_MODH)........................................................................................................................ 311
12.3.7 Modulo Low (FTMx_MODL)......................................................................................................................... 312
12.3.8 Channel Status and Control (FTMx_CnSC).................................................................................................... 312
12.3.9 Channel Value High (FTMx_CnVH)...............................................................................................................315
12.3.10 Channel Value Low (FTMx_CnVL)................................................................................................................316
12.3.11 Counter Initial Value High (FTMx_CNTINH)................................................................................................316
12.3.12 Counter Initial Value Low (FTMx_CNTINL).................................................................................................317
12.3.13 Capture and Compare Status (FTMx_STATUS).............................................................................................317
12.3.14 Features Mode Selection (FTMx_MODE)...................................................................................................... 319
12.3.15 Synchronization (FTMx_SYNC)..................................................................................................................... 320
12.3.16 Initial State for Channel Output (FTMx_OUTINIT)....................................................................................... 322
12.3.17 Output Mask (FTMx_OUTMASK)................................................................................................................. 324
12.3.18 Function for Linked Channels (FTMx_COMBINEn)..................................................................................... 325
12.3.19 Deadtime Insertion Control (FTMx_DEADTIME)......................................................................................... 327
12.3.20 External Trigger (FTMx_EXTTRIG).............................................................................................................. 328
12.3.21 Channels Polarity (FTMx_POL)......................................................................................................................329
12.3.22 Fault Mode Status (FTMx_FMS).....................................................................................................................331
12.3.23 Input Capture Filter Control (FTMx_FILTERn)............................................................................................. 332
12.3.24 Fault Input Filter Control (FTMx_FLTFILTER).............................................................................................333
12.3.25 Fault Input Control (FTMx_FLTCTRL)..........................................................................................................334
12.4 Functional Description....................................................................................................................................................335
12.4.1 Clock Source....................................................................................................................................................336
12.4.1.1 Counter Clock Source.................................................................................................................... 336
12.4.2 Prescaler...........................................................................................................................................................337
12.4.3 Counter.............................................................................................................................................................337
12.4.3.1 Up counting....................................................................................................................................337
12.4.3.2 Up-down counting..........................................................................................................................340
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
Freescale Semiconductor, Inc. 15
Section number Title Page
12.4.3.3 Free running counter...................................................................................................................... 341
12.4.3.4 Counter reset.................................................................................................................................. 342
12.4.4 Input capture mode...........................................................................................................................................342
12.4.4.1 Filter for input capture mode......................................................................................................... 343
12.4.5 Output compare mode......................................................................................................................................344
12.4.6 Edge-aligned PWM (EPWM) mode................................................................................................................ 346
12.4.7 Center-aligned PWM (CPWM) mode..............................................................................................................348
12.4.8 Combine mode................................................................................................................................................. 350
12.4.8.1 Asymmetrical PWM...................................................................................................................... 357
12.4.9 Complementary mode......................................................................................................................................357
12.4.10 Update of the registers with write buffers........................................................................................................358
12.4.10.1 CNTINH:L registers...................................................................................................................... 358
12.4.10.2 MODH:L registers......................................................................................................................... 358
12.4.10.3 CnVH:L registers........................................................................................................................... 359
12.4.11 PWM synchronization......................................................................................................................................360
12.4.11.1 Hardware trigger............................................................................................................................ 360
12.4.11.2 Software trigger..............................................................................................................................361
12.4.11.3 Boundary cycle.............................................................................................................................. 362
12.4.11.4 MODH:L registers synchronization...............................................................................................363
12.4.11.5 CnVH:L registers synchronization.................................................................................................365
12.4.11.6 OUTMASK register synchronization............................................................................................ 365
12.4.11.7 FTM counter synchronization........................................................................................................367
12.4.11.8 Summary of PWM synchronization...............................................................................................369
12.4.12 Deadtime insertion........................................................................................................................................... 371
12.4.12.1 Deadtime insertion corner cases.................................................................................................... 372
12.4.13 Output mask..................................................................................................................................................... 373
12.4.14 Fault control..................................................................................................................................................... 374
12.4.14.1 Automatic fault clearing.................................................................................................................376
12.4.14.2 Manual fault clearing..................................................................................................................... 377
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
16 Freescale Semiconductor, Inc.
Section number Title Page
12.4.15 Polarity control.................................................................................................................................................378
12.4.16 Initialization..................................................................................................................................................... 378
12.4.17 Features priority............................................................................................................................................... 379
12.4.18 Channel trigger output..................................................................................................................................... 379
12.4.19 Initialization trigger..........................................................................................................................................380
12.4.20 Capture test mode.............................................................................................................................................382
12.4.21 Dual edge capture mode...................................................................................................................................383
12.4.21.1 One-shot capture mode.................................................................................................................. 385
12.4.21.2 Continuous capture mode...............................................................................................................385
12.4.21.3 Pulse width measurement...............................................................................................................386
12.4.21.4 Period measurement.......................................................................................................................388
12.4.21.5 Read coherency mechanism...........................................................................................................390
12.4.22 TPM emulation................................................................................................................................................ 392
12.4.22.1 MODH:L and CnVH:L synchronization........................................................................................392
12.4.22.2 Free running counter...................................................................................................................... 392
12.4.22.3 Write to SC.....................................................................................................................................392
12.4.22.4 Write to CnSC................................................................................................................................392
12.4.23 BDM mode.......................................................................................................................................................392
12.5 Reset overview................................................................................................................................................................393
12.6 FTM Interrupts................................................................................................................................................................395
12.6.1 Timer overflow interrupt..................................................................................................................................395
12.6.2 Channel (n) interrupt........................................................................................................................................395
12.6.3 Fault interrupt...................................................................................................................................................395
Chapter 13
8-bit modulo timer (MTIM)
13.1 Introduction.....................................................................................................................................................................397
13.2 Features...........................................................................................................................................................................397
13.3 Modes of operation......................................................................................................................................................... 397
13.3.1 MTIM in wait mode.........................................................................................................................................398
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
Freescale Semiconductor, Inc. 17
Section number Title Page
13.3.2 MTIM in stop mode......................................................................................................................................... 398
13.3.3 MTIM in active background mode.................................................................................................................. 398
13.4 Block diagram.................................................................................................................................................................398
13.5 External signal description..............................................................................................................................................399
13.6 Register definition...........................................................................................................................................................399
13.6.1 MTIM Status and Control Register (MTIMx_SC).......................................................................................... 400
13.6.2 MTIM Clock Configuration Register (MTIMx_CLK).................................................................................... 401
13.6.3 MTIM Counter Register (MTIMx_CNT)........................................................................................................ 402
13.6.4 MTIM Modulo Register (MTIMx_MOD)....................................................................................................... 402
13.7 Functional description.....................................................................................................................................................402
13.7.1 MTIM operation example................................................................................................................................ 404
Chapter 14
Real-time counter (RTC)
14.1 Introduction.....................................................................................................................................................................405
14.2 Features...........................................................................................................................................................................405
14.2.1 Modes of operation.......................................................................................................................................... 405
14.2.1.1 Wait mode......................................................................................................................................405
14.2.1.2 Stop modes.....................................................................................................................................406
14.2.2 Block diagram..................................................................................................................................................406
14.3 External signal description..............................................................................................................................................406
14.4 Register definition...........................................................................................................................................................407
14.4.1 RTC Status and Control Register 1 (RTC_SC1)............................................................................................. 407
14.4.2 RTC Status and Control Register 2 (RTC_SC2)............................................................................................. 408
14.4.3 RTC Modulo Register: High (RTC_MODH).................................................................................................. 409
14.4.4 RTC Modulo Register: Low (RTC_MODL)................................................................................................... 409
14.4.5 RTC Counter Register: High (RTC_CNTH)................................................................................................... 410
14.4.6 RTC Counter Register: Low (RTC_CNTL).................................................................................................... 410
14.5 Functional description.....................................................................................................................................................411
14.5.1 RTC operation example................................................................................................................................... 412
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
18 Freescale Semiconductor, Inc.
Section number Title Page
14.6 Initialization/application information............................................................................................................................. 414
Chapter 15
Serial communications interface (SCI)
15.1 Introduction.....................................................................................................................................................................415
15.1.1 Features............................................................................................................................................................ 415
15.1.2 Modes of operation.......................................................................................................................................... 415
15.1.3 Block diagram..................................................................................................................................................416
15.2 SCI signal descriptions................................................................................................................................................... 418
15.2.1 Detailed signal descriptions............................................................................................................................. 418
15.3 Register definition...........................................................................................................................................................418
15.3.1 SCI Baud Rate Register: High (SCIx_BDH)................................................................................................... 419
15.3.2 SCI Baud Rate Register: Low (SCIx_BDL).................................................................................................... 420
15.3.3 SCI Control Register 1 (SCIx_C1)...................................................................................................................421
15.3.4 SCI Control Register 2 (SCIx_C2)...................................................................................................................422
15.3.5 SCI Status Register 1 (SCIx_S1)..................................................................................................................... 423
15.3.6 SCI Status Register 2 (SCIx_S2)..................................................................................................................... 425
15.3.7 SCI Control Register 3 (SCIx_C3)...................................................................................................................427
15.3.8 SCI Data Register (SCIx_D)............................................................................................................................428
15.4 Functional description.....................................................................................................................................................429
15.4.1 Baud rate generation........................................................................................................................................ 429
15.4.2 Transmitter functional description...................................................................................................................430
15.4.2.1 Send break and queued idle........................................................................................................... 430
15.4.3 Receiver functional description....................................................................................................................... 431
15.4.3.1 Data sampling technique................................................................................................................432
15.4.3.2 Receiver wake-up operation...........................................................................................................433
15.4.4 Interrupts and status flags................................................................................................................................ 434
15.4.5 Baud rate tolerance...........................................................................................................................................435
15.4.5.1 Slow data tolerance........................................................................................................................ 436
15.4.5.2 Fast data tolerance..........................................................................................................................437
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
Freescale Semiconductor, Inc. 19
Section number Title Page
15.4.6 Additional SCI functions................................................................................................................................. 438
15.4.6.1 8- and 9-bit data modes..................................................................................................................438
15.4.6.2 Stop mode operation...................................................................................................................... 438
15.4.6.3 Loop mode..................................................................................................................................... 439
15.4.6.4 Single-wire operation.....................................................................................................................439
Chapter 16
8-Bit Serial Peripheral Interface (8-bit SPI)
16.1 Introduction.....................................................................................................................................................................441
16.1.1 Features............................................................................................................................................................ 441
16.1.2 Modes of Operation......................................................................................................................................... 442
16.1.3 Block Diagrams................................................................................................................................................442
16.1.3.1 SPI System Block Diagram............................................................................................................443
16.1.3.2 SPI Module Block Diagram...........................................................................................................443
16.2 External Signal Description............................................................................................................................................ 444
16.2.1 SPSCK — SPI Serial Clock.............................................................................................................................445
16.2.2 MOSI — Master Data Out, Slave Data In....................................................................................................... 445
16.2.3 MISO — Master Data In, Slave Data Out....................................................................................................... 445
16.2.4 SS — Slave Select............................................................................................................................................445
16.3 Register Definition..........................................................................................................................................................446
16.3.1 SPI control register 1 (SPIx_C1)......................................................................................................................446
16.3.2 SPI control register 2 (SPIx_C2)......................................................................................................................448
16.3.3 SPI baud rate register (SPIx_BR).....................................................................................................................449
16.3.4 SPI status register (SPIx_S)............................................................................................................................. 450
16.3.5 SPI data register (SPIx_D)............................................................................................................................... 451
16.3.6 SPI match register (SPIx_M)........................................................................................................................... 452
16.4 Functional Description....................................................................................................................................................452
16.4.1 General.............................................................................................................................................................452
16.4.2 Master Mode.................................................................................................................................................... 453
16.4.3 Slave Mode...................................................................................................................................................... 454
MC9S08PT60 Reference Manual, Rev. 4, 08/2014
20 Freescale Semiconductor, Inc.
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660
  • Page 661 661
  • Page 662 662
  • Page 663 663
  • Page 664 664
  • Page 665 665
  • Page 666 666
  • Page 667 667
  • Page 668 668
  • Page 669 669
  • Page 670 670
  • Page 671 671
  • Page 672 672
  • Page 673 673
  • Page 674 674
  • Page 675 675
  • Page 676 676
  • Page 677 677
  • Page 678 678
  • Page 679 679

Freescale Semiconductor MC9S08PT60 Reference guide

Type
Reference guide
This manual is also suitable for

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI