NXP S08RN Reference guide

Type
Reference guide
S9S08RN16 Reference Manual
Supports: S9S08RN16 and S9S08RN8
Document Number: S9S08RN16RM
Rev. 1, 01/2014
S9S08RN16 Reference Manual, Rev. 1, 01/2014
2 Freescale Semiconductor, Inc.
Contents
Section number Title Page
Chapter 1
Device Overview
1.1 Introduction.....................................................................................................................................................................31
1.2 MCU block diagram.......................................................................................................................................................32
1.3 System clock distribution................................................................................................................................................33
Chapter 2
Pins and connections
2.1 Device pin assignment....................................................................................................................................................37
2.2 Pin functions...................................................................................................................................................................39
2.2.1 Power (VDD, VSS)..........................................................................................................................................39
2.2.2 Analog power supply and reference pins (VDDA/VREFH and VSSA/VREFL)............................................40
2.2.3 Oscillator (XTAL, EXTAL)............................................................................................................................40
2.2.4 External reset pin (RESET)..............................................................................................................................41
2.2.5 Background/mode select (BKGD/MS)............................................................................................................41
2.2.6 Port A input/output (I/O) pins (PTA7–PTA6 and PTA3–PTA0)....................................................................42
2.2.7 Port B input/output (I/O) pins (PTB7–PTB0)..................................................................................................42
2.2.8 Port C input/output (I/O) pins (PTC7–PTC0)..................................................................................................42
2.2.9 Port D input/output (I/O) pins (PTD7–PTD0).................................................................................................43
2.2.10 Port E input/Output (I/O) pins (PTE–PTE0)....................................................................................................43
2.2.11 True open drain pins (PTA3–PTA2)................................................................................................................43
2.2.12 High current drive pins (PTB4, PTB5, PTD0, PTD1).....................................................................................43
2.2.13 Peripheral pinouts............................................................................................................................................44
Chapter 3
Power management
3.1 Introduction.....................................................................................................................................................................47
3.2 Features...........................................................................................................................................................................47
3.2.1 Run mode.........................................................................................................................................................47
3.2.2 Wait mode........................................................................................................................................................48
S9S08RN16 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 3
Section number Title Page
3.2.3 Stop3 mode......................................................................................................................................................48
3.2.4 Active BDM enabled in stop3 mode................................................................................................................48
3.2.5 LVD enabled in stop mode..............................................................................................................................49
3.2.6 Power modes behaviors...................................................................................................................................49
3.3 Low voltage detect (LVD) system..................................................................................................................................50
3.3.1 Power-on reset (POR) operation......................................................................................................................51
3.3.2 LVD reset operation.........................................................................................................................................51
3.3.3 Low-voltage warning (LVW)..........................................................................................................................51
3.4 Bandgap reference..........................................................................................................................................................52
3.5 Power management control bits and registers................................................................................................................52
3.5.1 System Power Management Status and Control 1 Register (PMC_SPMSC1)................................................52
3.5.2 System Power Management Status and Control 2 Register (PMC_SPMSC2)................................................54
Chapter 4
Memory map
4.1 Memory map...................................................................................................................................................................55
4.2 Reset and interrupt vector assignments...........................................................................................................................56
4.3 Register addresses and bit assignments..........................................................................................................................57
4.4 Random-access memory (RAM)....................................................................................................................................67
4.5 Flash and EEPROM........................................................................................................................................................68
4.5.1 Overview..........................................................................................................................................................68
4.5.2 Function descriptions.......................................................................................................................................70
4.5.2.1 Modes of operation........................................................................................................................70
4.5.2.2 Flash and EEPROM memory map.................................................................................................70
4.5.2.3 Flash and EEPROM initialization after system reset.....................................................................71
4.5.2.4 Flash and EEPROM command operations.....................................................................................71
4.5.2.5 Flash and EEPROM interrupts.......................................................................................................77
4.5.2.6 Protection.......................................................................................................................................78
S9S08RN16 Reference Manual, Rev. 1, 01/2014
4 Freescale Semiconductor, Inc.
Section number Title Page
4.5.2.7 Security..........................................................................................................................................81
4.5.2.8 Flash and EEPROM commands.....................................................................................................83
4.5.2.9 Flash and EEPROM command summary......................................................................................85
4.6 Flash and EEPROM registers descriptions.....................................................................................................................99
4.6.1 Flash Clock Divider Register (NVM_FCLKDIV)...........................................................................................99
4.6.2 Flash Security Register (NVM_FSEC)............................................................................................................100
4.6.3 Flash CCOB Index Register (NVM_FCCOBIX)............................................................................................101
4.6.4 Flash Configuration Register (NVM_FCNFG)...............................................................................................102
4.6.5 Flash Error Configuration Register (NVM_FERCNFG).................................................................................103
4.6.6 Flash Status Register (NVM_FSTAT).............................................................................................................103
4.6.7 Flash Error Status Register (NVM_FERSTAT)..............................................................................................104
4.6.8 Flash Protection Register (NVM_FPROT)......................................................................................................105
4.6.9 EEPROM Protection Register (NVM_EEPROT)............................................................................................106
4.6.10 Flash Common Command Object Register:High (NVM_FCCOBHI)............................................................108
4.6.11 Flash Common Command Object Register: Low (NVM_FCCOBLO)...........................................................108
4.6.12 Flash Option Register (NVM_FOPT)..............................................................................................................108
Chapter 5
System control
5.1 System device identification (SDID)..............................................................................................................................111
5.2 Universally unique identification (UUID)......................................................................................................................111
5.3 Reset and system initialization........................................................................................................................................111
5.4 System options................................................................................................................................................................112
5.4.1 SCI0 pin reassignment.....................................................................................................................................112
5.4.2 SPI0 pin reassignment......................................................................................................................................112
5.4.3 IIC pins reassignments.....................................................................................................................................112
5.4.4 FTM0 channels pin reassignment....................................................................................................................113
5.4.5 FTM2 channels pin reassignment....................................................................................................................113
5.4.6 Bus clock output pin enable.............................................................................................................................113
S9S08RN16 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 5
Section number Title Page
5.5 System interconnection...................................................................................................................................................113
5.5.1 SCI0 TxD modulation......................................................................................................................................114
5.5.2 SCI0 RxD capture............................................................................................................................................115
5.5.3 SCI0 RxD filter................................................................................................................................................115
5.5.4 FTM2 software synchronization......................................................................................................................115
5.5.5 ADC hardware trigger......................................................................................................................................116
5.6 System Control Registers................................................................................................................................................116
5.6.1 System Reset Status Register (SYS_SRS).......................................................................................................117
5.6.2 System Background Debug Force Reset Register (SYS_SBDFR)..................................................................119
5.6.3 System Device Identification Register: High (SYS_SDIDH).........................................................................119
5.6.4 System Device Identification Register: Low (SYS_SDIDL)..........................................................................120
5.6.5 System Options Register 1 (SYS_SOPT1)......................................................................................................120
5.6.6 System Options Register 2 (SYS_SOPT2)......................................................................................................122
5.6.7 System Options Register 3 (SYS_SOPT3)......................................................................................................123
5.6.8 System Options Register 4 (SYS_SOPT4)......................................................................................................124
5.6.9 Illegal Address Register: High (SYS_ILLAH)................................................................................................124
5.6.10 Illegal Address Register: Low (SYS_ILLAL).................................................................................................125
5.6.11 Universally Unique Identifier Register 1 (SYS_UUID1)................................................................................126
5.6.12 Universally Unique Identifier Register 2 (SYS_UUID2)................................................................................126
5.6.13 Universally Unique Identifier Register 3 (SYS_UUID3)................................................................................127
5.6.14 Universally Unique Identifier Register 4 (SYS_UUID4)................................................................................127
5.6.15 Universally Unique Identifier Register 5 (SYS_UUID5)................................................................................128
5.6.16 Universally Unique Identifier Register 6 (SYS_UUID6)................................................................................128
5.6.17 Universally Unique Identifier Register 7 (SYS_UUID7)................................................................................129
5.6.18 Universally Unique Identifier Register 8 (SYS_UUID8)................................................................................129
Chapter 6
Parallel input/output
6.1 Introduction.....................................................................................................................................................................131
6.2 Port data and data direction.............................................................................................................................................133
S9S08RN16 Reference Manual, Rev. 1, 01/2014
6 Freescale Semiconductor, Inc.
Section number Title Page
6.3 Internal pullup enable.....................................................................................................................................................134
6.4 Input glitch filter setting..................................................................................................................................................134
6.5 High current drive...........................................................................................................................................................135
6.6 Pin behavior in stop mode...............................................................................................................................................135
6.7 Port data registers............................................................................................................................................................135
6.7.1 Port A Data Register (PORT_PTAD)..............................................................................................................136
6.7.2 Port B Data Register (PORT_PTBD)..............................................................................................................137
6.7.3 Port C Data Register (PORT_PTCD)..............................................................................................................138
6.7.4 Port D Data Register (PORT_PTDD)..............................................................................................................138
6.7.5 Port E Data Register (PORT_PTED)...............................................................................................................139
6.7.6 Port High Drive Enable Register (PORT_HDRVE)........................................................................................139
6.7.7 Port A Output Enable Register (PORT_PTAOE)............................................................................................140
6.7.8 Port B Output Enable Register (PORT_PTBOE)............................................................................................141
6.7.9 Port C Output Enable Register (PORT_PTCOE)............................................................................................142
6.7.10 Port D Output Enable Register (PORT_PTDOE)............................................................................................144
6.7.11 Port E Output Enable Register (PORT_PTEOE).............................................................................................145
6.7.12 Port A Input Enable Register (PORT_PTAIE)................................................................................................146
6.7.13 Port B Input Enable Register (PORT_PTBIE)................................................................................................147
6.7.14 Port C Input Enable Register (PORT_PTCIE)................................................................................................148
6.7.15 Port D Input Enable Register (PORT_PTDIE)................................................................................................149
6.7.16 Port E Input Enable Register (PORT_PTEIE).................................................................................................151
6.7.17 Port Filter Register 0 (PORT_IOFLT0)...........................................................................................................152
6.7.18 Port Filter Register 1 (PORT_IOFLT1)...........................................................................................................153
6.7.19 Port Filter Register 2 (PORT_IOFLT2)...........................................................................................................153
6.7.20 Port Clock Division Register (PORT_FCLKDIV)..........................................................................................154
6.7.21 Port A Pullup Enable Register (PORT_PTAPE).............................................................................................155
6.7.22 Port B Pullup Enable Register (PORT_PTBPE)..............................................................................................156
6.7.23 Port C Pullup Enable Register (PORT_PTCPE)..............................................................................................157
6.7.24 Port D Pullup Enable Register (PORT_PTDPE).............................................................................................159
S9S08RN16 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 7
Section number Title Page
6.7.25 Port E Pullup Enable Register (PORT_PTEPE)..............................................................................................160
Chapter 7
Clock management
7.1 Clock module..................................................................................................................................................................163
7.2 Internal clock source (ICS).............................................................................................................................................165
7.2.1 Function description.........................................................................................................................................165
7.2.1.1 Bus frequency divider....................................................................................................................166
7.2.1.2 Low power bit usage......................................................................................................................166
7.2.1.3 Internal reference clock (ICSIRCLK)............................................................................................166
7.2.1.4 Fixed frequency clock (ICSFFCLK)..............................................................................................167
7.2.1.5 BDC clock......................................................................................................................................168
7.2.2 Modes of operation..........................................................................................................................................168
7.2.2.1 FLL engaged internal (FEI)...........................................................................................................169
7.2.2.2 FLL engaged external (FEE)..........................................................................................................169
7.2.2.3 FLL bypassed internal (FBI)..........................................................................................................169
7.2.2.4 FLL bypassed internal low power (FBILP)...................................................................................170
7.2.2.5 FLL bypassed external (FBE)........................................................................................................170
7.2.2.6 FLL bypassed external low power (FBELP).................................................................................171
7.2.2.7 Stop (STOP)...................................................................................................................................171
7.2.3 FLL lock and clock monitor.............................................................................................................................172
7.2.3.1 FLL clock lock...............................................................................................................................172
7.2.3.2 External reference clock monitor...................................................................................................172
7.3 Initialization / application information...........................................................................................................................172
7.3.1 Initializing FEI mode.......................................................................................................................................173
7.3.2 Initializing FBI mode.......................................................................................................................................173
7.3.3 Initializing FEE mode......................................................................................................................................173
7.3.4 Initializing FBE mode......................................................................................................................................174
7.3.5 External oscillator (OSC).................................................................................................................................174
7.3.5.1 Bypass mode..................................................................................................................................175
S9S08RN16 Reference Manual, Rev. 1, 01/2014
8 Freescale Semiconductor, Inc.
Section number Title Page
7.3.5.2 Low-power configuration..............................................................................................................175
7.3.5.3 High-gain configuration.................................................................................................................176
7.3.5.4 Initializing external oscillator for peripherals................................................................................176
7.4 1 kHz low-power oscillator (LPO).................................................................................................................................177
7.5 Peripheral clock gating...................................................................................................................................................177
7.6 ICS control registers.......................................................................................................................................................177
7.6.1 ICS Control Register 1 (ICS_C1)....................................................................................................................178
7.6.2 ICS Control Register 2 (ICS_C2)....................................................................................................................179
7.6.3 ICS Control Register 3 (ICS_C3)....................................................................................................................180
7.6.4 ICS Control Register 4 (ICS_C4)....................................................................................................................180
7.6.5 ICS Status Register (ICS_S)............................................................................................................................181
7.6.6 OSC Status and Control Register (ICS_OSCSC)............................................................................................182
7.7 System clock gating control registers.............................................................................................................................183
7.7.1 System Clock Gating Control 1 Register (SCG_C1).......................................................................................184
7.7.2 System Clock Gating Control 2 Register (SCG_C2).......................................................................................185
7.7.3 System Clock Gating Control 3 Register (SCG_C3).......................................................................................186
7.7.4 System Clock Gating Control 4 Register (SCG_C4).......................................................................................187
Chapter 8
Chip configurations
8.1 Introduction.....................................................................................................................................................................189
8.2 Core modules..................................................................................................................................................................189
8.2.1 Central processor unit (CPU)...........................................................................................................................189
8.2.2 Debug module (DBG)......................................................................................................................................189
8.3 System modules..............................................................................................................................................................190
8.3.1 Watchdog (WDOG).........................................................................................................................................190
8.4 Clock module..................................................................................................................................................................190
8.5 Memory...........................................................................................................................................................................192
8.5.1 Random-access-memory (RAM).....................................................................................................................192
8.5.2 Non-volatile memory (NVM)..........................................................................................................................192
S9S08RN16 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 9
Section number Title Page
8.6 Power modules................................................................................................................................................................192
8.7 Security...........................................................................................................................................................................193
8.7.1 Cyclic redundancy check (CRC)......................................................................................................................193
8.8 Timers.............................................................................................................................................................................195
8.8.1 FlexTimer module (FTM)................................................................................................................................195
8.8.1.1 FTM0 interconnection....................................................................................................................196
8.8.2 8-bit modulo timer (MTIM).............................................................................................................................197
8.8.2.1 MTIM0 as ADC hardware trigger.................................................................................................198
8.8.3 Real-time counter (RTC).................................................................................................................................199
8.9 Communication interfaces..............................................................................................................................................201
8.9.1 Serial communications interface (SCI)............................................................................................................201
8.9.1.1 SCI0 infrared functions..................................................................................................................203
8.9.2 Inter-Integrated Circuit (I2C)...........................................................................................................................203
8.10 Analog.............................................................................................................................................................................205
8.10.1 Analog-to-digital converter (ADC)..................................................................................................................205
8.10.1.1 ADC channel assignments.............................................................................................................206
8.10.1.2 Alternate clock...............................................................................................................................207
8.10.1.3 Hardware trigger............................................................................................................................208
8.10.1.4 Temperature sensor........................................................................................................................208
8.10.2 Analog comparator (ACMP)............................................................................................................................209
8.10.2.1 ACMP configuration information..................................................................................................210
8.10.2.2 ACMP in stop3 mode.....................................................................................................................211
8.10.2.3 ACMP for SCI0 RXD filter...........................................................................................................211
8.11 Human-machine interfaces HMI.....................................................................................................................................211
8.11.1 Keyboard interrupts (KBI)...............................................................................................................................211
8.11.2 Touch sense input (TSI)...................................................................................................................................213
8.11.2.1 TSI channel assignments................................................................................................................214
8.11.2.2 Hardware trigger............................................................................................................................215
S9S08RN16 Reference Manual, Rev. 1, 01/2014
10 Freescale Semiconductor, Inc.
Section number Title Page
Chapter 9
Central processor unit
9.1 Introduction.....................................................................................................................................................................217
9.1.1 Features............................................................................................................................................................217
9.2 Programmer's Model and CPU Registers.......................................................................................................................218
9.2.1 Accumulator (A)..............................................................................................................................................218
9.2.2 Index Register (H:X)........................................................................................................................................219
9.2.3 Stack Pointer (SP)............................................................................................................................................219
9.2.4 Program Counter (PC).....................................................................................................................................220
9.2.5 Condition Code Register (CCR)......................................................................................................................220
9.3 Addressing Modes..........................................................................................................................................................221
9.3.1 Inherent Addressing Mode (INH)....................................................................................................................222
9.3.2 Relative Addressing Mode (REL)....................................................................................................................222
9.3.3 Immediate Addressing Mode (IMM)...............................................................................................................222
9.3.4 Direct Addressing Mode (DIR)........................................................................................................................223
9.3.5 Extended Addressing Mode (EXT)..................................................................................................................223
9.3.6 Indexed Addressing Mode...............................................................................................................................224
9.3.6.1 Indexed, No Offset (IX).................................................................................................................224
9.3.6.2 Indexed, No Offset with Post Increment (IX+)..............................................................................224
9.3.6.3 Indexed, 8-Bit Offset (IX1)............................................................................................................224
9.3.6.4 Indexed, 8-Bit Offset with Post Increment (IX1+)........................................................................225
9.3.6.5 Indexed, 16-Bit Offset (IX2)..........................................................................................................225
9.3.6.6 SP-Relative, 8-Bit Offset (SP1).....................................................................................................225
9.3.6.7 SP-Relative, 16-Bit Offset (SP2)...................................................................................................226
9.3.7 Memory to memory Addressing Mode............................................................................................................226
9.3.7.1 Direct to Direct...............................................................................................................................226
9.3.7.2 Immediate to Direct.......................................................................................................................227
9.3.7.3 Indexed to Direct, Post Increment..................................................................................................227
9.3.7.4 Direct to Indexed, Post-Increment.................................................................................................227
S9S08RN16 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 11
Section number Title Page
9.4 Operation modes.............................................................................................................................................................227
9.4.1 Stop mode........................................................................................................................................................227
9.4.2 Wait mode........................................................................................................................................................228
9.4.3 Background mode............................................................................................................................................228
9.4.4 Security mode..................................................................................................................................................229
9.5 HCS08 V6 Opcodes........................................................................................................................................................231
9.6 Special Operations..........................................................................................................................................................231
9.6.1 Reset Sequence................................................................................................................................................231
9.6.2 Interrupt Sequence...........................................................................................................................................231
9.7 Instruction Set Summary.................................................................................................................................................233
Chapter 10
Keyboard Interrupts (KBI)
10.1 Introduction.....................................................................................................................................................................245
10.1.1 Features............................................................................................................................................................245
10.1.2 Modes of Operation.........................................................................................................................................245
10.1.2.1 KBI in Wait mode..........................................................................................................................245
10.1.2.2 KBI in Stop modes.........................................................................................................................246
10.1.3 Block Diagram.................................................................................................................................................246
10.2 External signals description............................................................................................................................................246
10.3 Register definition...........................................................................................................................................................247
10.4 Memory Map and Registers............................................................................................................................................247
10.4.1 KBI Status and Control Register (KBIx_SC)..................................................................................................248
10.4.2 KBIx Pin Enable Register (KBIx_PE).............................................................................................................248
10.4.3 KBIx Edge Select Register (KBIx_ES)...........................................................................................................249
10.5 Functional Description....................................................................................................................................................249
10.5.1 Edge-only sensitivity........................................................................................................................................250
10.5.2 Edge and level sensitivity................................................................................................................................250
10.5.3 KBI Pullup Resistor.........................................................................................................................................250
10.5.4 KBI initialization..............................................................................................................................................250
S9S08RN16 Reference Manual, Rev. 1, 01/2014
12 Freescale Semiconductor, Inc.
Section number Title Page
Chapter 11
FlexTimer Module (FTM)
11.1 Introduction.....................................................................................................................................................................253
11.1.1 FlexTimer philosophy......................................................................................................................................253
11.1.2 Features............................................................................................................................................................254
11.1.3 Modes of operation..........................................................................................................................................255
11.1.4 Block diagram..................................................................................................................................................255
11.2 Signal description............................................................................................................................................................258
11.2.1 EXTCLK — FTM external clock....................................................................................................................258
11.2.2 CHn — FTM channel (n) I/O pin....................................................................................................................258
11.2.3 FAULTj — FTM fault input............................................................................................................................258
11.3 Memory map and register definition...............................................................................................................................259
11.3.1 Module memory map.......................................................................................................................................259
11.3.2 Register descriptions........................................................................................................................................259
11.3.3 Status and Control (FTMx_SC).......................................................................................................................262
11.3.4 Counter High (FTMx_CNTH).........................................................................................................................263
11.3.5 Counter Low (FTMx_CNTL)..........................................................................................................................264
11.3.6 Modulo High (FTMx_MODH)........................................................................................................................264
11.3.7 Modulo Low (FTMx_MODL).........................................................................................................................265
11.3.8 Channel Status and Control (FTMx_CnSC)....................................................................................................265
11.3.9 Channel Value High (FTMx_CnVH)...............................................................................................................268
11.3.10 Channel Value Low (FTMx_CnVL)................................................................................................................269
11.3.11 Counter Initial Value High (FTMx_CNTINH)................................................................................................269
11.3.12 Counter Initial Value Low (FTMx_CNTINL).................................................................................................270
11.3.13 Capture and Compare Status (FTMx_STATUS).............................................................................................270
11.3.14 Features Mode Selection (FTMx_MODE)......................................................................................................272
11.3.15 Synchronization (FTMx_SYNC).....................................................................................................................274
11.3.16 Initial State for Channel Output (FTMx_OUTINIT).......................................................................................276
11.3.17 Output Mask (FTMx_OUTMASK).................................................................................................................277
S9S08RN16 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 13
Section number Title Page
11.3.18 Function for Linked Channels (FTMx_COMBINEn).....................................................................................278
11.3.19 Deadtime Insertion Control (FTMx_DEADTIME).........................................................................................280
11.3.20 External Trigger (FTMx_EXTTRIG)..............................................................................................................281
11.3.21 Channels Polarity (FTMx_POL)......................................................................................................................282
11.3.22 Fault Mode Status (FTMx_FMS).....................................................................................................................284
11.3.23 Input Capture Filter Control (FTMx_FILTERn).............................................................................................286
11.3.24 Fault Input Filter Control (FTMx_FLTFILTER).............................................................................................287
11.3.25 Fault Input Control (FTMx_FLTCTRL)..........................................................................................................287
11.4 Functional Description....................................................................................................................................................289
11.4.1 Clock Source....................................................................................................................................................289
11.4.1.1 Counter Clock Source....................................................................................................................289
11.4.2 Prescaler...........................................................................................................................................................290
11.4.3 Counter.............................................................................................................................................................290
11.4.3.1 Up counting....................................................................................................................................290
11.4.3.2 Up-down counting..........................................................................................................................293
11.4.3.3 Free running counter......................................................................................................................294
11.4.3.4 Counter reset..................................................................................................................................295
11.4.4 Input capture mode...........................................................................................................................................295
11.4.4.1 Filter for input capture mode.........................................................................................................296
11.4.5 Output compare mode......................................................................................................................................297
11.4.6 Edge-aligned PWM (EPWM) mode................................................................................................................299
11.4.7 Center-aligned PWM (CPWM) mode..............................................................................................................301
11.4.8 Combine mode.................................................................................................................................................303
11.4.8.1 Asymmetrical PWM......................................................................................................................310
11.4.9 Complementary mode......................................................................................................................................310
11.4.10 Update of the registers with write buffers........................................................................................................311
11.4.10.1 CNTINH:L registers......................................................................................................................311
11.4.10.2 MODH:L registers.........................................................................................................................311
11.4.10.3 CnVH:L registers...........................................................................................................................312
S9S08RN16 Reference Manual, Rev. 1, 01/2014
14 Freescale Semiconductor, Inc.
Section number Title Page
11.4.11 PWM synchronization......................................................................................................................................313
11.4.11.1 Hardware trigger............................................................................................................................313
11.4.11.2 Software trigger..............................................................................................................................314
11.4.11.3 Boundary cycle..............................................................................................................................315
11.4.11.4 MODH:L registers synchronization...............................................................................................316
11.4.11.5 CnVH:L registers synchronization.................................................................................................318
11.4.11.6 OUTMASK register synchronization............................................................................................318
11.4.11.7 FTM counter synchronization........................................................................................................320
11.4.11.8 Summary of PWM synchronization...............................................................................................322
11.4.12 Deadtime insertion...........................................................................................................................................324
11.4.12.1 Deadtime insertion corner cases....................................................................................................325
11.4.13 Output mask.....................................................................................................................................................327
11.4.14 Fault control.....................................................................................................................................................328
11.4.14.1 Automatic fault clearing.................................................................................................................330
11.4.14.2 Manual fault clearing.....................................................................................................................331
11.4.15 Polarity control.................................................................................................................................................331
11.4.16 Initialization.....................................................................................................................................................332
11.4.17 Features priority...............................................................................................................................................332
11.4.18 Channel trigger output.....................................................................................................................................332
11.4.19 Initialization trigger..........................................................................................................................................333
11.4.20 Capture test mode.............................................................................................................................................335
11.4.21 Dual edge capture mode...................................................................................................................................336
11.4.21.1 One-shot capture mode..................................................................................................................338
11.4.21.2 Continuous capture mode...............................................................................................................338
11.4.21.3 Pulse width measurement...............................................................................................................339
11.4.21.4 Period measurement.......................................................................................................................341
11.4.21.5 Read coherency mechanism...........................................................................................................343
11.4.22 TPM emulation................................................................................................................................................345
11.4.22.1 MODH:L and CnVH:L synchronization........................................................................................345
S9S08RN16 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 15
Section number Title Page
11.4.22.2 Free running counter......................................................................................................................345
11.4.22.3 Write to SC.....................................................................................................................................345
11.4.22.4 Write to CnSC................................................................................................................................345
11.4.23 BDM mode.......................................................................................................................................................345
11.5 Reset overview................................................................................................................................................................346
11.6 FTM Interrupts................................................................................................................................................................348
11.6.1 Timer overflow interrupt..................................................................................................................................348
11.6.2 Channel (n) interrupt........................................................................................................................................348
11.6.3 Fault interrupt...................................................................................................................................................348
Chapter 12
8-bit modulo timer (MTIM)
12.1 Introduction.....................................................................................................................................................................349
12.2 Features...........................................................................................................................................................................349
12.3 Modes of operation.........................................................................................................................................................349
12.3.1 MTIM in wait mode.........................................................................................................................................350
12.3.2 MTIM in stop mode.........................................................................................................................................350
12.3.3 MTIM in active background mode..................................................................................................................350
12.4 Block diagram.................................................................................................................................................................350
12.5 External signal description..............................................................................................................................................351
12.6 Register definition...........................................................................................................................................................351
12.6.1 MTIM Status and Control Register (MTIMx_SC)..........................................................................................351
12.6.2 MTIM Clock Configuration Register (MTIMx_CLK)....................................................................................352
12.6.3 MTIM Counter Register (MTIMx_CNT)........................................................................................................353
12.6.4 MTIM Modulo Register (MTIMx_MOD).......................................................................................................354
12.7 Functional description.....................................................................................................................................................354
12.7.1 MTIM operation example................................................................................................................................355
Chapter 13
Real-time counter (RTC)
13.1 Introduction.....................................................................................................................................................................357
S9S08RN16 Reference Manual, Rev. 1, 01/2014
16 Freescale Semiconductor, Inc.
Section number Title Page
13.2 Features...........................................................................................................................................................................357
13.2.1 Modes of operation..........................................................................................................................................357
13.2.1.1 Wait mode......................................................................................................................................357
13.2.1.2 Stop modes.....................................................................................................................................358
13.2.2 Block diagram..................................................................................................................................................358
13.3 Register definition...........................................................................................................................................................358
13.3.1 RTC Status and Control Register 1 (RTC_SC1).............................................................................................359
13.3.2 RTC Status and Control Register 2 (RTC_SC2).............................................................................................360
13.3.3 RTC Modulo Register: High (RTC_MODH)..................................................................................................361
13.3.4 RTC Modulo Register: Low (RTC_MODL)...................................................................................................361
13.3.5 RTC Counter Register: High (RTC_CNTH)...................................................................................................361
13.3.6 RTC Counter Register: Low (RTC_CNTL)....................................................................................................362
13.4 Functional description.....................................................................................................................................................362
13.4.1 RTC operation example...................................................................................................................................363
13.5 Initialization/application information.............................................................................................................................364
Chapter 14
Serial communications interface (SCI)
14.1 Introduction.....................................................................................................................................................................367
14.1.1 Features............................................................................................................................................................367
14.1.2 Modes of operation..........................................................................................................................................367
14.1.3 Block diagram..................................................................................................................................................368
14.2 SCI signal descriptions...................................................................................................................................................370
14.2.1 Detailed signal descriptions.............................................................................................................................370
14.3 Register definition...........................................................................................................................................................370
14.3.1 SCI Baud Rate Register: High (SCIx_BDH)...................................................................................................371
14.3.2 SCI Baud Rate Register: Low (SCIx_BDL)....................................................................................................372
14.3.3 SCI Control Register 1 (SCIx_C1)...................................................................................................................373
14.3.4 SCI Control Register 2 (SCIx_C2)...................................................................................................................374
14.3.5 SCI Status Register 1 (SCIx_S1).....................................................................................................................375
S9S08RN16 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 17
Section number Title Page
14.3.6 SCI Status Register 2 (SCIx_S2).....................................................................................................................377
14.3.7 SCI Control Register 3 (SCIx_C3)...................................................................................................................379
14.3.8 SCI Data Register (SCIx_D)............................................................................................................................380
14.4 Functional description.....................................................................................................................................................381
14.4.1 Baud rate generation........................................................................................................................................381
14.4.2 Transmitter functional description...................................................................................................................382
14.4.2.1 Send break and queued idle...........................................................................................................382
14.4.3 Receiver functional description.......................................................................................................................383
14.4.3.1 Data sampling technique................................................................................................................384
14.4.3.2 Receiver wake-up operation...........................................................................................................385
14.4.4 Interrupts and status flags................................................................................................................................386
14.4.5 Baud rate tolerance...........................................................................................................................................387
14.4.5.1 Slow data tolerance........................................................................................................................388
14.4.5.2 Fast data tolerance..........................................................................................................................389
14.4.6 Additional SCI functions.................................................................................................................................390
14.4.6.1 8- and 9-bit data modes..................................................................................................................390
14.4.6.2 Stop mode operation......................................................................................................................390
14.4.6.3 Loop mode.....................................................................................................................................391
14.4.6.4 Single-wire operation.....................................................................................................................391
Chapter 15
8-Bit Serial Peripheral Interface (8-Bit SPI)
15.1 Introduction.....................................................................................................................................................................393
15.1.1 Features............................................................................................................................................................393
15.1.2 Modes of operation..........................................................................................................................................394
15.1.3 Block diagrams................................................................................................................................................394
15.1.3.1 SPI system block diagram..............................................................................................................395
15.1.3.2 SPI module block diagram.............................................................................................................395
15.2 External signal description..............................................................................................................................................397
15.2.1 SPSCK — SPI Serial Clock.............................................................................................................................397
S9S08RN16 Reference Manual, Rev. 1, 01/2014
18 Freescale Semiconductor, Inc.
Section number Title Page
15.2.2 MOSI — Master Data Out, Slave Data In.......................................................................................................397
15.2.3 MISO — Master Data In, Slave Data Out.......................................................................................................397
15.2.4 SS — Slave Select............................................................................................................................................397
15.3 Memory map/register definition.....................................................................................................................................398
15.3.1 SPI Control Register 1 (SPIx_C1)...................................................................................................................398
15.3.2 SPI Control Register 2 (SPIx_C2)...................................................................................................................400
15.3.3 SPI Baud Rate Register (SPIx_BR).................................................................................................................401
15.3.4 SPI Status Register (SPIx_S)...........................................................................................................................402
15.3.5 SPI Data Register (SPIx_D).............................................................................................................................403
15.3.6 SPI Match Register (SPIx_M)..........................................................................................................................404
15.4 Functional description.....................................................................................................................................................405
15.4.1 General.............................................................................................................................................................405
15.4.2 Master mode.....................................................................................................................................................405
15.4.3 Slave mode.......................................................................................................................................................407
15.4.4 SPI clock formats.............................................................................................................................................408
15.4.5 SPI baud rate generation..................................................................................................................................411
15.4.6 Special features................................................................................................................................................411
15.4.6.1 SS Output.......................................................................................................................................411
15.4.6.2 Bidirectional mode (MOMI or SISO)............................................................................................412
15.4.7 Error conditions................................................................................................................................................413
15.4.7.1 Mode fault error.............................................................................................................................413
15.4.8 Low-power mode options................................................................................................................................414
15.4.8.1 SPI in Run mode............................................................................................................................414
15.4.8.2 SPI in Wait mode...........................................................................................................................414
15.4.8.3 SPI in Stop mode............................................................................................................................415
15.4.9 Reset.................................................................................................................................................................415
15.4.10 Interrupts..........................................................................................................................................................416
15.4.10.1 MODF............................................................................................................................................416
15.4.10.2 SPRF..............................................................................................................................................416
S9S08RN16 Reference Manual, Rev. 1, 01/2014
Freescale Semiconductor, Inc. 19
Section number Title Page
15.4.10.3 SPTEF............................................................................................................................................417
15.4.10.4 SPMF.............................................................................................................................................417
15.5 Initialization/application information.............................................................................................................................417
15.5.1 Initialization sequence......................................................................................................................................417
15.5.2 Pseudo-Code Example.....................................................................................................................................418
Chapter 16
Inter-Integrated Circuit (I2C)
16.1 Introduction.....................................................................................................................................................................421
16.1.1 Features............................................................................................................................................................421
16.1.2 Modes of operation..........................................................................................................................................422
16.1.3 Block diagram..................................................................................................................................................422
16.2 I2C signal descriptions....................................................................................................................................................423
16.3 Memory map/register definition.....................................................................................................................................424
16.3.1 I2C Address Register 1 (I2C_A1)....................................................................................................................424
16.3.2 I2C Frequency Divider register (I2C_F)..........................................................................................................425
16.3.3 I2C Control Register 1 (I2C_C1).....................................................................................................................426
16.3.4 I2C Status register (I2C_S)..............................................................................................................................427
16.3.5 I2C Data I/O register (I2C_D).........................................................................................................................429
16.3.6 I2C Control Register 2 (I2C_C2).....................................................................................................................430
16.3.7 I2C Programmable Input Glitch Filter register (I2C_FLT).............................................................................431
16.3.8 I2C Range Address register (I2C_RA)............................................................................................................431
16.3.9 I2C SMBus Control and Status register (I2C_SMB).......................................................................................432
16.3.10 I2C Address Register 2 (I2C_A2)....................................................................................................................433
16.3.11 I2C SCL Low Timeout Register High (I2C_SLTH).......................................................................................434
16.3.12 I2C SCL Low Timeout Register Low (I2C_SLTL).........................................................................................434
16.4 Functional description.....................................................................................................................................................434
16.4.1 I2C protocol.....................................................................................................................................................434
16.4.1.1 START signal................................................................................................................................435
16.4.1.2 Slave address transmission.............................................................................................................436
S9S08RN16 Reference Manual, Rev. 1, 01/2014
20 Freescale Semiconductor, Inc.
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591

NXP S08RN Reference guide

Type
Reference guide

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI