2. NXP
  3. S08SU
S08SU

NXP S08SU, MC9S08SU16 Reference guide

  • Hello! I am an AI chatbot trained to assist you with the NXP S08SU Reference guide. I’ve already reviewed the document and can help you find the information you need or explain it in simple terms. Just ask your questions, and providing more details will help me assist you more effectively!
MC9S08SU16 Reference Manual
Supports: MC9S08SU16VFK MC9S08SU8VFK
Document Number: MC9S08SU16RM
Rev. 5, 4/2017
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
2 NXP Semiconductors
Contents
Section number Title Page
Chapter 1
About This Document
1.1 Overview.......................................................................................................................................................................33
1.1.1 Purpose...........................................................................................................................................................33
1.1.2 Audience........................................................................................................................................................ 33
1.2 Conventions.................................................................................................................................................................. 33
1.2.1 Numbering systems........................................................................................................................................33
1.2.2 Typographic notation..................................................................................................................................... 34
1.2.3 Special terms..................................................................................................................................................34
Chapter 2
Introduction
2.1 Introduction...................................................................................................................................................................35
2.2 Module functional categories........................................................................................................................................35
2.2.1 S08L core modules.........................................................................................................................................36
2.2.2 System modules............................................................................................................................................. 36
2.2.3 Memories and memory interfaces..................................................................................................................37
2.2.4 Clocks.............................................................................................................................................................37
2.2.5 Security and integrity modules...................................................................................................................... 37
2.2.6 Analog modules............................................................................................................................................. 38
2.2.7 Timer modules............................................................................................................................................... 38
2.2.8 Communication interfaces............................................................................................................................. 39
2.2.9 Human-machine interfaces............................................................................................................................ 39
2.3 MCU block diagram..................................................................................................................................................... 40
2.4 Orderable part numbers.................................................................................................................................................41
Chapter 3
Memory
3.1 Memory map.................................................................................................................................................................43
3.2 Reset and interrupt vector assignments.........................................................................................................................44
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
NXP Semiconductors 3
Section number Title Page
3.3 Register addresses assignments.................................................................................................................................... 46
3.4 Random-access memory (RAM).................................................................................................................................. 51
3.5 Flash memory................................................................................................................................................................51
3.6 System register file....................................................................................................................................................... 52
Chapter 4
Interrupt
4.1 Interrupts.......................................................................................................................................................................53
4.1.1 Interrupt stack frame...................................................................................................................................... 54
4.1.2 Hardware nested interrupt..............................................................................................................................55
4.1.2.1 Interrupt priority level register...................................................................................................57
4.1.2.2 Interrupt priority level comparator set....................................................................................... 57
4.1.2.3 Interrupt priority mask update and restore mechanism..............................................................57
4.1.2.4 Integration and application of the IPC....................................................................................... 58
4.2 IPC memory map and register descriptions..................................................................................................................59
4.2.1 IPC Status and Control Register (IPC_SC)....................................................................................................59
4.2.2 Interrupt Priority Mask Pseudo Stack Register (IPC_IPMPS)...................................................................... 60
4.2.3
Interrupt Level Setting Registers n (IPC_ILRSn)..........................................................................................61
4.3 IRQ................................................................................................................................................................................61
4.3.1 Features.......................................................................................................................................................... 62
4.3.1.1 Configuration options................................................................................................................ 62
4.3.1.2 Edge and level sensitivity.......................................................................................................... 63
4.4 IRQ Memory Map and Register Descriptions.............................................................................................................. 63
4.4.1 Interrupt Pin Request Status and Control Register (IRQ_SC).......................................................................63
Chapter 5
Clock management
5.1 Clock module................................................................................................................................................................65
5.2 System clock distribution..............................................................................................................................................65
5.3 Internal clock source (ICS)........................................................................................................................................... 67
5.4 20 kHz low-power oscillator (LPO)............................................................................................................................. 68
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
4 NXP Semiconductors
Section number Title Page
5.5 Peripheral clock gating................................................................................................................................................. 68
Chapter 6
Power Management
6.1 Introduction...................................................................................................................................................................71
6.2 Features.........................................................................................................................................................................71
6.2.1 Run mode....................................................................................................................................................... 71
6.2.2 Wait mode......................................................................................................................................................72
6.2.3 Stop mode...................................................................................................................................................... 72
6.2.4 Active BDM enabled in stop mode................................................................................................................72
6.2.5 Power modes behaviors................................................................................................................................. 73
6.3 Bandgap reference........................................................................................................................................................ 74
Chapter 7
Signal multiplexing and signal descriptions
7.1 Introduction...................................................................................................................................................................75
7.2 Port control and interrupt module features................................................................................................................... 75
7.3 Signal multiplexing constraints.................................................................................................................................... 75
7.4 Pinout............................................................................................................................................................................76
7.4.1 Signal multiplexing and pin assignments.......................................................................................................76
7.4.2 Signal description table..................................................................................................................................77
7.4.3 Pinout ............................................................................................................................................................ 81
Chapter 8
Port Control (PORT)
8.1 Introduction...................................................................................................................................................................83
8.2 Port data and data direction...........................................................................................................................................84
8.3 Internal pullup/pulldown enable................................................................................................................................... 84
8.4 Input glitch filter........................................................................................................................................................... 85
8.5 Memory map and register definition.............................................................................................................................86
8.5.1 Port A Data Register (PORT_PTAD)............................................................................................................86
8.5.2 Port B Data Register (PORT_PTBD)............................................................................................................ 87
8.5.3 Port C Data Register (PORT_PTCD)............................................................................................................ 87
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
NXP Semiconductors 5
Section number Title Page
8.5.4 Port A Direction Register (PORT_PTADD)................................................................................................. 88
8.5.5 Port B Direction Register (PORT_PTBDD)..................................................................................................89
8.5.6 Port C Direction Register (PORT_PTCDD)..................................................................................................89
8.5.7 Port A Pullup Enable Register (PORT_PTAPE)........................................................................................... 90
8.5.8 Port B Pullup/Pulldown Enable Register (PORT_PTBPE)........................................................................... 91
8.5.9 Port C Pullup Enable Register (PORT_PTCPE)............................................................................................91
8.5.10 Port B High Drive Strength Selection Register (PORT_PTBHD)................................................................ 92
8.5.11 Port Clock Division Register (PORT_FCLKDIV)........................................................................................ 92
8.5.12 Port Filter Register 0 (PORT_IOFLT0).........................................................................................................93
8.5.13 Port Filter Register 1 (PORT_IOFLT1).........................................................................................................94
8.5.14 Port Filter Register 2 (PORT_IOFLT2).........................................................................................................95
Chapter 9
System Integration Module (SIM)
9.1 Chip specific windowed COP.......................................................................................................................................97
9.2 System device identification (SDID)............................................................................................................................98
9.3 Universally unique identification (UUID)....................................................................................................................98
9.4 Reset and system initialization......................................................................................................................................98
9.5 Computer operating properly (COP) watchdog............................................................................................................99
9.6 System options..............................................................................................................................................................100
9.6.1 BKGD pin...................................................................................................................................................... 100
9.6.2 RESET_b pin enable......................................................................................................................................101
9.7 System interconnection.................................................................................................................................................101
9.7.1 Inter Module Crossbar Switch (XBAR).........................................................................................................101
9.7.2 Module to module interconnects....................................................................................................................103
9.8 Memory map and register definition.............................................................................................................................104
9.8.1 System Reset Status Register (SIM_SRS).....................................................................................................105
9.8.2 System Background Debug Force Reset Register (SIM_SBDFR)................................................................107
9.8.3 System Device Identification Register: High (SIM_SDIDH)........................................................................107
9.8.4 System Device Identification Register: Low (SIM_SDIDL).........................................................................108
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
6 NXP Semiconductors
Section number Title Page
9.8.5 System Options Register 1 (SIM_SOPT1).................................................................................................... 108
9.8.6 System Options Register 2 (SIM_SOPT2).................................................................................................... 110
9.8.7 System Port A Pin Multiplexing Control Register: Low (SIM_MUXPTAL)...............................................111
9.8.8 System Port A Pin Multiplexing Control Register: High (SIM_MUXPTAH)..............................................112
9.8.9 System Port B Pin Multiplexing Control Register: Low (SIM_MUXPTBL)............................................... 113
9.8.10 System Port B Pin Multiplexing Control Register: High (SIM_MUXPTBH).............................................. 114
9.8.11 System Port C Pin Multiplexing Control Register: Low (SIM_MUXPTCL)............................................... 116
9.8.12 System Clock Gating Control 1 Register (SIM_SCGC1)..............................................................................116
9.8.13 System Clock Gating Control 2 Register (SIM_SCGC2)..............................................................................117
9.8.14 System Clock Gating Control 3 Register (SIM_SCGC3)..............................................................................119
9.8.15 System Clock Divider Register (SIM_SCDIV).............................................................................................120
9.8.16
System POR Register (SIM_PORREGn)...................................................................................................... 121
9.8.17 Illegal Address Register: High (SIM_ILLAH).............................................................................................. 122
9.8.18 Illegal Address Register: Low (SIM_ILLAL)............................................................................................... 122
9.8.19 Universally Unique Identifier Register 0 (SIM_UUID0).............................................................................. 123
9.8.20 Universally Unique Identifier Register 1 (SIM_UUID1).............................................................................. 123
9.8.21 Universally Unique Identifier Register 2 (SIM_UUID2).............................................................................. 124
9.8.22 Universally Unique Identifier Register 3 (SIM_UUID3).............................................................................. 124
9.8.23 Universally Unique Identifier Register 4 (SIM_UUID4).............................................................................. 125
9.8.24 Universally Unique Identifier Register 5 (SIM_UUID5).............................................................................. 125
9.8.25 Universally Unique Identifier Register 6 (SIM_UUID6).............................................................................. 126
9.8.26 Universally Unique Identifier Register 7 (SIM_UUID7).............................................................................. 126
Chapter 10
Central processor unit
10.1 Introduction...................................................................................................................................................................127
10.1.1 Features.......................................................................................................................................................... 127
10.2 Programmer's Model and CPU Registers..................................................................................................................... 128
10.2.1 Accumulator (A)............................................................................................................................................ 128
10.2.2 Index Register (H:X)......................................................................................................................................129
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
NXP Semiconductors 7
Section number Title Page
10.2.3 Stack Pointer (SP).......................................................................................................................................... 129
10.2.4 Program Counter (PC)................................................................................................................................... 130
10.2.5 Condition Code Register (CCR).................................................................................................................... 130
10.3 Addressing Modes........................................................................................................................................................ 131
10.3.1 Inherent Addressing Mode (INH)..................................................................................................................132
10.3.2 Relative Addressing Mode (REL)..................................................................................................................132
10.3.3 Immediate Addressing Mode (IMM).............................................................................................................132
10.3.4 Direct Addressing Mode (DIR)......................................................................................................................133
10.3.5 Extended Addressing Mode (EXT)................................................................................................................133
10.3.6 Indexed Addressing Mode............................................................................................................................. 134
10.3.6.1 Indexed, No Offset (IX).............................................................................................................134
10.3.6.2 Indexed, No Offset with Post Increment (IX+)..........................................................................134
10.3.6.3 Indexed, 8-Bit Offset (IX1)........................................................................................................134
10.3.6.4 Indexed, 8-Bit Offset with Post Increment (IX1+).................................................................... 135
10.3.6.5 Indexed, 16-Bit Offset (IX2)......................................................................................................135
10.3.6.6 SP-Relative, 8-Bit Offset (SP1)................................................................................................. 135
10.3.6.7 SP-Relative, 16-Bit Offset (SP2)............................................................................................... 136
10.3.7 Memory to memory Addressing Mode..........................................................................................................136
10.3.7.1 Direct to Direct...........................................................................................................................136
10.3.7.2 Immediate to Direct................................................................................................................... 136
10.3.7.3 Indexed to Direct, Post Increment..............................................................................................136
10.3.7.4 Direct to Indexed, Post-Increment............................................................................................. 137
10.4 Operation modes........................................................................................................................................................... 137
10.4.1 Stop mode...................................................................................................................................................... 137
10.4.2 Wait mode......................................................................................................................................................137
10.4.3 Background mode.......................................................................................................................................... 138
10.4.4 Security mode................................................................................................................................................ 139
10.5 HCS08 V6 Opcodes......................................................................................................................................................141
10.6 Special Operations........................................................................................................................................................ 141
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
8 NXP Semiconductors
Section number Title Page
10.6.1 Reset Sequence.............................................................................................................................................. 141
10.6.2 Interrupt Sequence......................................................................................................................................... 141
10.7 Instruction Set Summary...............................................................................................................................................142
Chapter 11
Flash Memory Module (FTMRH)
11.1 Introduction...................................................................................................................................................................155
11.2 Feature...........................................................................................................................................................................155
11.2.1 Flash memory features...................................................................................................................................155
11.2.2 Other flash module features........................................................................................................................... 156
11.3 Functional description...................................................................................................................................................156
11.3.1 Modes of operation........................................................................................................................................ 156
11.3.1.1 Wait mode..................................................................................................................................156
11.3.1.2 Stop mode.................................................................................................................................. 156
11.3.2 Flash block read access..................................................................................................................................156
11.3.3 Flash memory map.........................................................................................................................................157
11.3.4 Flash initialization after system reset.............................................................................................................157
11.3.5 Flash command operations.............................................................................................................................157
11.3.5.1 Writing the FCLKDIV register..................................................................................................158
11.3.5.2 Command write sequence.......................................................................................................... 160
11.3.6 Flash interrupts...............................................................................................................................................162
11.3.6.1 Description of flash interrupt operation.....................................................................................162
11.3.7 Protection....................................................................................................................................................... 162
11.3.8 Security.......................................................................................................................................................... 165
11.3.8.1 Unsecuring the MCU using backdoor key access......................................................................166
11.3.8.2 Unsecuring the MCU using BDM............................................................................................. 167
11.3.8.3 Mode and security effects on flash command availability.........................................................167
11.3.9 Flash commands.............................................................................................................................................167
11.3.9.1 Flash commands.........................................................................................................................167
11.3.10 Flash command summary.............................................................................................................................. 168
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
NXP Semiconductors 9
Section number Title Page
11.3.10.1 Erase Verify All Blocks command............................................................................................ 169
11.3.10.2 Erase Verify Block command....................................................................................................169
11.3.10.3 Erase Verify Flash Section command........................................................................................170
11.3.10.4 Read once command.................................................................................................................. 171
11.3.10.5 Program Flash command........................................................................................................... 172
11.3.10.6 Program Once command............................................................................................................173
11.3.10.7 Erase All Blocks command........................................................................................................174
11.3.10.8 Erase flash block command....................................................................................................... 174
11.3.10.9 Erase flash sector command.......................................................................................................175
11.3.10.10 Unsecure flash command...........................................................................................................176
11.3.10.11 Verify backdoor access key command.......................................................................................177
11.3.10.12 Set user margin level command.................................................................................................177
11.3.10.13 Set factory margin level command............................................................................................ 179
11.4 Memory map and register definition.............................................................................................................................180
11.4.1 Flash Clock Divider Register (FTMRH_FCLKDIV).................................................................................... 181
11.4.2 Flash Security Register (FTMRH_FSEC)..................................................................................................... 182
11.4.3 Flash CCOB Index Register (FTMRH_FCCOBIX)......................................................................................183
11.4.4 Flash Configuration Register (FTMRH_FCNFG).........................................................................................183
11.4.5 Flash Status Register (FTMRH_FSTAT)...................................................................................................... 184
11.4.6 Flash Protection Register (FTMRH_FPROT)............................................................................................... 185
11.4.7 Flash Common Command Object Register:High (FTMRH_FCCOBHI)......................................................186
11.4.8 Flash Common Command Object Register: Low (FTMRH_FCCOBLO).................................................... 187
11.4.9 Flash Option Register (FTMRH_FOPT)....................................................................................................... 187
Chapter 12
Internal Clock Source (ICS)
12.1 Introduction...................................................................................................................................................................189
12.1.1 Features.......................................................................................................................................................... 189
12.1.2 Block diagram................................................................................................................................................190
12.1.3 Modes of operation........................................................................................................................................ 190
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
10 NXP Semiconductors
Section number Title Page
12.1.3.1 FLL engaged internal (FEI)....................................................................................................... 190
12.1.3.2 FLL engaged external (FEE)......................................................................................................190
12.1.3.3 FLL bypassed internal (FBI)......................................................................................................191
12.1.3.4 FLL bypassed internal low power (FBILP)............................................................................... 191
12.1.3.5 FLL bypassed external (FBE)....................................................................................................191
12.1.3.6 FLL bypassed external low power (FBELP)............................................................................. 191
12.1.3.7 Stop (STOP)...............................................................................................................................191
12.2 External signal description............................................................................................................................................191
12.3 Register definition.........................................................................................................................................................192
12.3.1 ICS Control Register 1 (ICS_C1).................................................................................................................. 192
12.3.2 ICS Control Register 2 (ICS_C2).................................................................................................................. 193
12.3.3 ICS Control Register 3 (ICS_C3).................................................................................................................. 194
12.3.4 ICS Control Register 4 (ICS_C4).................................................................................................................. 195
12.3.5 ICS Status Register (ICS_S).......................................................................................................................... 196
12.4 Functional description...................................................................................................................................................197
12.4.1 Operational modes......................................................................................................................................... 197
12.4.1.1 FLL engaged internal (FEI)....................................................................................................... 197
12.4.1.2 FLL engaged external (FEE)......................................................................................................198
12.4.1.3 FLL bypassed internal (FBI)......................................................................................................198
12.4.1.4 FLL bypassed internal low power (FBILP)............................................................................... 198
12.4.1.5 FLL bypassed external (FBE)....................................................................................................199
12.4.1.6 FLL bypassed external low power (FBELP)............................................................................. 199
12.4.1.7 Stop............................................................................................................................................ 199
12.4.2 Mode switching..............................................................................................................................................199
12.4.3 Bus frequency divider.................................................................................................................................... 200
12.4.4 Low-power field usage...................................................................................................................................200
12.4.5 Internal reference clock..................................................................................................................................200
12.4.6 Fixed frequency clock....................................................................................................................................201
12.4.7 FLL lock and clock monitor...........................................................................................................................201
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
NXP Semiconductors 11
Section number Title Page
12.4.7.1 FLL clock lock...........................................................................................................................201
12.4.7.2 External reference clock monitor...............................................................................................202
12.5 Initialization/application information........................................................................................................................... 202
12.5.1 Initializing FEI mode..................................................................................................................................... 202
12.5.2 Initializing FBI mode.....................................................................................................................................202
12.5.3 Initializing FEE mode.................................................................................................................................... 203
12.5.4 Initializing FBE mode....................................................................................................................................203
Chapter 13
Modulo Timer (MTIM)
13.1 Chip specific modulo timer...........................................................................................................................................205
13.2 Introduction...................................................................................................................................................................205
13.3 Features ........................................................................................................................................................................206
13.3.1 Block Diagram .............................................................................................................................................. 206
13.3.2 Modes of Operation ...................................................................................................................................... 207
13.3.2.1 MTIM16 in Wait Mode .............................................................................................................207
13.3.2.2 MTIM16 in Stop Modes............................................................................................................ 207
13.3.2.3 MTIM16 in Active Background Mode ..................................................................................... 208
13.4 External Signal Description ......................................................................................................................................... 208
13.4.1 TCLK — External Clock Source Input into MTIM16 ................................................................................. 208
13.5 Memory Map and Register Descriptions...................................................................................................................... 209
13.5.1 MTIM16 status and control register (MTIM_SC)......................................................................................... 209
13.5.2 MTIM16 clock configuration register (MTIM_CLK)...................................................................................210
13.5.3 MTIM16 counter register high (MTIM_CNTH)........................................................................................... 211
13.5.4 MTIM16 counter register low (MTIM_CNTL).............................................................................................212
13.5.5 MTIM16 modulo register high (MTIM_MODH)..........................................................................................213
13.5.6 MTIM16 modulo register low (MTIM_MODL)........................................................................................... 214
13.6 Functional Description .................................................................................................................................................214
13.6.1 MTIM16 Operation Example ........................................................................................................................216
Chapter 14
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
12 NXP Semiconductors
Section number Title Page
Power Management Controller (PMC)
14.1 Chip specific power management controller ............................................................................................................... 217
14.2 Introduction...................................................................................................................................................................217
14.3 Features.........................................................................................................................................................................218
14.4 Overview.......................................................................................................................................................................218
14.5 Modes of operation....................................................................................................................................................... 219
14.5.1 Reduced performance mode...........................................................................................................................219
14.5.2 Full performance mode.................................................................................................................................. 220
14.6 External signal description............................................................................................................................................220
14.6.1 VDD...............................................................................................................................................................220
14.6.2 VDDX............................................................................................................................................................ 220
14.6.3 VREFH...........................................................................................................................................................220
14.6.4 VDDF.............................................................................................................................................................221
14.6.5 VDD1.8..........................................................................................................................................................221
14.7 Memory map and register definition.............................................................................................................................221
14.7.1 Control Register (PMC_CTRL).....................................................................................................................222
14.7.2 Reset Flags Register (PMC_RST)................................................................................................................. 223
14.7.3 Temperature Control and Status Register (PMC_TPCTRLSTAT)............................................................... 223
14.7.4 Temperature Offset Step Trim Register (PMC_TPTM)................................................................................224
14.7.5 RC Oscillator Offset Step Trim Register (PMC_RC20KTRM).................................................................... 225
14.7.6 Low Voltage Control and Status Register 1 (system 5 V) (PMC_LVCTLSTAT1)......................................226
14.7.7 Low Voltage Control and Status Register 2 (V
REFH
) (PMC_LVCTLSTAT2)............................................. 227
14.7.8 V
REFH
Configuration Register (PMC_VREFHCFG).................................................................................... 227
14.7.9 VREFH Low Voltage Warning (LVW) Configuration Register (PMC_VREFHLVW)...............................228
14.7.10 Status Register (PMC_STAT)....................................................................................................................... 228
14.8 Functional description...................................................................................................................................................229
14.8.1 Voltage regulators..........................................................................................................................................229
14.8.1.1 VREGVDDX............................................................................................................................. 229
14.8.1.2 VREGVDDF..............................................................................................................................229
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
NXP Semiconductors 13
Section number Title Page
14.8.1.3 VREGVDD................................................................................................................................ 230
14.8.1.4 VREGVREFH............................................................................................................................230
14.8.2 Power-on reset................................................................................................................................................230
14.8.3 Low voltage reset (LVR)............................................................................................................................... 230
14.8.3.1 LVR in low power mode............................................................................................................231
14.8.4 Low voltage warning (LVW).........................................................................................................................231
14.8.4.1 LVW on VDDX/VDDA............................................................................................................ 231
14.8.4.2 LVW on VREFH....................................................................................................................... 231
14.8.4.3 LVW in low power mode...........................................................................................................231
14.8.5 High-accuracy reference voltage....................................................................................................................232
14.8.6 Temperature sensor........................................................................................................................................232
14.8.6.1 High temperature warning......................................................................................................... 232
14.8.7 Low-power RC oscillator...............................................................................................................................233
14.9 Application information................................................................................................................................................233
Chapter 15
Keyboard Interrupts (KBI)
15.1 Chip specific KBI information......................................................................................................................................235
15.2 Introduction...................................................................................................................................................................235
15.2.1 Features.......................................................................................................................................................... 235
15.2.2 Modes of Operation....................................................................................................................................... 235
15.2.2.1 KBI in Wait mode......................................................................................................................236
15.2.2.2 KBI in Stop modes.....................................................................................................................236
15.2.3 Block Diagram............................................................................................................................................... 236
15.3 External signals description.......................................................................................................................................... 237
15.4 Register definition.........................................................................................................................................................237
15.5 Memory Map and Registers..........................................................................................................................................237
15.5.1 KBI Status and Control Register (KBI_SC).................................................................................................. 238
15.5.2 KBI Pin Enable Register (KBI_PE)...............................................................................................................239
15.5.3 KBI Edge Select Register (KBI_ES)............................................................................................................. 239
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
14 NXP Semiconductors
Section number Title Page
15.6 Functional Description..................................................................................................................................................240
15.6.1 Edge-only sensitivity......................................................................................................................................240
15.6.2 Edge and level sensitivity.............................................................................................................................. 240
15.6.3 KBI Pullup Resistor....................................................................................................................................... 240
15.6.4 KBI initialization............................................................................................................................................241
Chapter 16
Cyclic redundancy check (CRC)
16.1 Chip specific cyclic redundancy check (CRC)............................................................................................................. 243
16.2 Introduction...................................................................................................................................................................243
16.2.1 Features.......................................................................................................................................................... 244
16.2.2 Block diagram................................................................................................................................................244
16.2.3 Modes of operation........................................................................................................................................ 244
16.2.3.1 Run mode................................................................................................................................... 244
16.2.3.2 Low-power modes (Wait or Stop)............................................................................................. 245
16.3 Memory map and register descriptions.........................................................................................................................245
16.3.1 CRC Data register: High 1 (CRC_DH1)........................................................................................................245
16.3.2 CRC Data register: High 0 (CRC_DH0)........................................................................................................246
16.3.3 CRC Data register: Low 1 (CRC_DL1).........................................................................................................247
16.3.4 CRC Data register: Low 0 (CRC_DL0).........................................................................................................247
16.3.5 CRC Polynomial Register: High 1 (CRC_PH1)............................................................................................248
16.3.6 CRC Polynomial Register: High 0 (CRC_PH0)............................................................................................249
16.3.7 CRC Polynomial Register: Low 1 (CRC_PL1)............................................................................................. 249
16.3.8 CRC Polynomial Register: Low 0 (CRC_PL0)............................................................................................. 250
16.3.9 CRC Control register (CRC_CTRL)..............................................................................................................250
16.4 Functional description...................................................................................................................................................251
16.4.1 CRC initialization/reinitialization..................................................................................................................251
16.4.2 CRC calculations............................................................................................................................................252
16.4.2.1 16-bit CRC................................................................................................................................. 252
16.4.2.2 32-bit CRC................................................................................................................................. 252
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
NXP Semiconductors 15
Section number Title Page
16.4.3 Transpose feature........................................................................................................................................... 253
16.4.3.1 Types of transpose..................................................................................................................... 253
16.4.4 CRC result complement.................................................................................................................................254
Chapter 17
Analog-to-digital converter (ADC)
17.1 Chip-specific ADC information....................................................................................................................................255
17.1.1 Analog-to-digital converter (ADC)................................................................................................................255
17.1.2 ADC channel assignments............................................................................................................................. 256
17.1.3 ADC analog supply and reference connections............................................................................................. 257
17.1.4 Alternate clock............................................................................................................................................... 257
17.1.5 Hardware trigger............................................................................................................................................ 258
17.1.6 Temperature sensor........................................................................................................................................258
17.2 Introduction...................................................................................................................................................................259
17.2.1 Features.......................................................................................................................................................... 259
17.2.2 Block Diagram............................................................................................................................................... 260
17.3 External Signal Description.......................................................................................................................................... 260
17.3.1 Analog Power (VDDA)................................................................................................................................. 261
17.3.2 Analog Ground (VSSA).................................................................................................................................261
17.3.3 Voltage Reference High (VREFH)................................................................................................................261
17.3.4 Voltage Reference Low (VREFL)................................................................................................................. 261
17.3.5 Analog Channel Inputs (ADx)....................................................................................................................... 261
17.4 ADC Control Registers.................................................................................................................................................262
17.4.1
Status and Control Register 1 (ADCx_SC1)..................................................................................................262
17.4.2
Status and Control Register 2 (ADCx_SC2)..................................................................................................264
17.4.3
Status and Control Register 3 (ADCx_SC3)..................................................................................................265
17.4.4
Status and Control Register 4 (ADCx_SC4)..................................................................................................266
17.4.5
Conversion Result High Register (ADCx_RH)............................................................................................. 267
17.4.6
Conversion Result Low Register (ADCx_RL).............................................................................................. 268
17.4.7
Compare Value High Register (ADCx_CVH)...............................................................................................269
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
16 NXP Semiconductors
Section number Title Page
17.4.8
Compare Value Low Register (ADCx_CVL)................................................................................................269
17.5 Functional description...................................................................................................................................................270
17.5.1 Clock select and divide control......................................................................................................................270
17.5.2 Hardware trigger............................................................................................................................................ 271
17.5.3 Conversion control.........................................................................................................................................271
17.5.3.1 Initiating conversions.................................................................................................................271
17.5.3.2 Completing conversions.............................................................................................................272
17.5.3.3 Aborting conversions................................................................................................................. 272
17.5.3.4 Power control............................................................................................................................. 273
17.5.3.5 Sample time and total conversion time......................................................................................273
17.5.4 Automatic compare function..........................................................................................................................274
17.5.5 FIFO operation...............................................................................................................................................275
17.5.6 MCU wait mode operation.............................................................................................................................279
17.5.7 MCU Stop mode operation............................................................................................................................ 279
17.5.7.1 Stop mode with ADACK disabled.............................................................................................279
17.5.7.2 Stop mode with ADACK enabled..............................................................................................279
17.6 Initialization information.............................................................................................................................................. 280
17.6.1 ADC module initialization example.............................................................................................................. 280
17.6.1.1 Initialization sequence................................................................................................................280
17.6.1.2 Pseudo-code example.................................................................................................................281
17.6.2 ADC FIFO module initialization example.....................................................................................................281
17.6.2.1 Pseudo-code example.................................................................................................................282
17.7 Application information................................................................................................................................................283
17.7.1 External pins and routing............................................................................................................................... 283
17.7.1.1 Analog supply pins.....................................................................................................................283
17.7.1.2 Analog reference pins................................................................................................................ 283
17.7.1.3 Analog input pins.......................................................................................................................284
17.7.2 Sources of error..............................................................................................................................................285
17.7.2.1 Sampling error............................................................................................................................285
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
NXP Semiconductors 17
Section number Title Page
17.7.2.2 Pin leakage error........................................................................................................................ 285
17.7.2.3 Noise-induced errors..................................................................................................................285
17.7.2.4 Code width and quantization error.............................................................................................286
17.7.2.5 Linearity errors...........................................................................................................................287
17.7.2.6 Code jitter, non-monotonicity, and missing codes.....................................................................287
Chapter 18
Chip-specific ACMP information
18.1 CMP configuration information....................................................................................................................................289
18.2 ACMP in stop mode..................................................................................................................................................... 290
18.3 ....................................................................................................................................................................................... 0
18.3.1 ........................................................................................................................................................................ 0
18.3.2 ........................................................................................................................................................................ 0
18.4 Introduction...................................................................................................................................................................290
18.5 CMP Features................................................................................................................................................................291
18.6 6-bit DAC Key Features............................................................................................................................................... 291
18.7 ANMUX Key Features................................................................................................................................................. 292
18.8 CMP, DAC, and ANMUX Diagram.............................................................................................................................292
18.9 CMP Block Diagram.....................................................................................................................................................293
18.10 Memory Map/Register Definitions...............................................................................................................................295
18.10.1 CMP Control Register 0 (CMP_CR0)........................................................................................................... 295
18.10.2 CMP Control Register 1 (CMP_CR1)........................................................................................................... 296
18.10.3 CMP Filter Period Register (CMP_FPR).......................................................................................................297
18.10.4 CMP Status and Control Register (CMP_SCR)............................................................................................ 298
18.10.5 DAC Control Register (CMP_DACCR)........................................................................................................299
18.10.6 MUX Control Register (CMP_MUXCR)......................................................................................................300
18.10.7 MUX Pin Enable Register (CMP_MUXPE)................................................................................................. 301
18.11 CMP Functional Description........................................................................................................................................ 301
18.11.1 CMP Functional Modes................................................................................................................................. 301
18.11.1.1 Disabled Mode (# 1).................................................................................................................. 303
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
18 NXP Semiconductors
Section number Title Page
18.11.1.2 Continuous Mode (#s 2A & 2B)................................................................................................303
18.11.1.3 Sampled, Non-Filtered Mode (#s 3A & 3B)..............................................................................304
18.11.1.4 Sampled, Filtered Mode (#s 4A & 4B)......................................................................................306
18.11.1.5 Windowed Mode (#s 5A & 5B).................................................................................................308
18.11.1.6 Windowed/Resampled Mode (# 6)............................................................................................ 310
18.11.1.7 Windowed/Filtered Mode (#7)...................................................................................................310
18.11.2 Power Modes..................................................................................................................................................311
18.11.2.1 Wait Mode Operation.................................................................................................................311
18.11.2.2 Stop Mode Operation.................................................................................................................311
18.11.2.3 Background Debug Mode Operation......................................................................................... 312
18.11.3 Startup and Operation.................................................................................................................................... 312
18.11.4 Low Pass Filter...............................................................................................................................................313
18.11.4.1 Enabling Filter Modes................................................................................................................313
18.11.4.2 Latency Issues............................................................................................................................314
18.12 CMP Interrupts..............................................................................................................................................................315
18.13 Digital to Analog Converter Block Diagram................................................................................................................315
18.14 DAC Functional Description........................................................................................................................................ 316
18.14.1 Voltage Reference Source Select...................................................................................................................316
18.15 DAC Resets...................................................................................................................................................................316
18.16 DAC Clocks..................................................................................................................................................................316
18.17 DAC Interrupts..............................................................................................................................................................316
Chapter 19
FlexTimer Module (FTM)
19.1 Chip specific FlexTimer module.................................................................................................................................. 317
19.2 Introduction...................................................................................................................................................................318
19.2.1 FlexTimer philosophy....................................................................................................................................318
19.2.2 Features.......................................................................................................................................................... 318
19.2.3 Modes of operation........................................................................................................................................ 319
19.2.4 Block diagram................................................................................................................................................319
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
NXP Semiconductors 19
Section number Title Page
19.3 Signal description..........................................................................................................................................................320
19.3.1 EXTCLK — FTM external clock.................................................................................................................. 321
19.3.2 CHn — FTM channel (n) I/O pin.................................................................................................................. 321
19.4 Memory map and register definition.............................................................................................................................321
19.4.1 Module memory map.....................................................................................................................................321
19.4.2 Register descriptions......................................................................................................................................321
19.4.3
Status and Control (FTMx_SC)..................................................................................................................... 322
19.4.4
Counter High (FTMx_CNTH)....................................................................................................................... 323
19.4.5
Counter Low (FTMx_CNTL)........................................................................................................................ 324
19.4.6
Modulo High (FTMx_MODH)...................................................................................................................... 324
19.4.7
Modulo Low (FTMx_MODL)....................................................................................................................... 325
19.4.8
Channel Status and Control (FTMx_CnSC).................................................................................................. 326
19.4.9
Channel Value High (FTMx_CnVH).............................................................................................................327
19.4.10
Channel Value Low (FTMx_CnVL)..............................................................................................................328
19.5 Functional Description..................................................................................................................................................329
19.5.1 Clock Source..................................................................................................................................................329
19.5.1.1 Counter Clock Source................................................................................................................ 329
19.5.2 Prescaler.........................................................................................................................................................330
19.5.3 Counter...........................................................................................................................................................330
19.5.3.1 Up counting................................................................................................................................331
19.5.3.2 Up-down counting......................................................................................................................331
19.5.3.3 Free running counter.................................................................................................................. 332
19.5.3.4 Counter reset.............................................................................................................................. 332
19.5.4 Input capture mode.........................................................................................................................................332
19.5.5 Output compare mode....................................................................................................................................333
19.5.6 Edge-aligned PWM (EPWM) mode.............................................................................................................. 335
19.5.7 Center-aligned PWM (CPWM) mode............................................................................................................336
19.5.8 Update of the registers with write buffers......................................................................................................338
19.5.8.1 MODH:L registers..................................................................................................................... 338
MC9S08SU16 Reference Manual, Rev. 5, 4/2017
20 NXP Semiconductors
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
/