NXP KL0x Reference guide

KL02 Sub-Family Reference Manual

Supports: MKL02Z32CAF4R and KKL02Z32CAF4R

Document Number: KL02P20M48SF0RM

Rev 2.1, July 2013

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

2 Freescale Semiconductor, Inc.

Contents

Section number Title Page

Chapter 1

About This Document

1.1 Overview.......................................................................................................................................................................25

1.1.1 Purpose...........................................................................................................................................................25

1.1.2 Audience........................................................................................................................................................25

1.2 Conventions..................................................................................................................................................................25

1.2.1 Numbering systems........................................................................................................................................25

1.2.2 Typographic notation.....................................................................................................................................26

1.2.3 Special terms..................................................................................................................................................26

Chapter 2

Introduction

2.1 Overview.......................................................................................................................................................................27

2.2 Kinetis L series.............................................................................................................................................................27

2.3 KL02 sub-family introduction......................................................................................................................................30

2.4 Module functional categories........................................................................................................................................31

2.4.1 ARM Cortex-M0+ core modules...................................................................................................................32

2.4.2 System modules.............................................................................................................................................32

2.4.3 Memories and memory interfaces..................................................................................................................33

2.4.4 Clocks.............................................................................................................................................................33

2.4.5 Security and integrity modules......................................................................................................................33

2.4.6 Analog modules.............................................................................................................................................34

2.4.7 Timer modules...............................................................................................................................................34

2.4.8 Communication interfaces.............................................................................................................................34

2.4.9 Human-machine interfaces............................................................................................................................35

2.5 Orderable part numbers.................................................................................................................................................35

Chapter 3

Chip Configuration

3.1 Introduction...................................................................................................................................................................37

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

Freescale Semiconductor, Inc. 3

Section number Title Page

3.2 Module to module interconnects...................................................................................................................................37

3.2.1 Interconnection overview...............................................................................................................................37

3.2.2 Analog reference options...............................................................................................................................38

3.3 Core modules................................................................................................................................................................39

3.3.1 ARM Cortex-M0+ core configuration...........................................................................................................39

3.3.2 Nested vectored interrupt controller (NVIC) configuration...........................................................................42

3.3.3 Asynchronous wake-up interrupt controller (AWIC) configuration..............................................................45

3.4 System modules............................................................................................................................................................46

3.4.1 SIM configuration..........................................................................................................................................46

3.4.2 System mode controller (SMC) configuration...............................................................................................47

3.4.3 PMC configuration.........................................................................................................................................48

3.4.4 MCM configuration.......................................................................................................................................48

3.4.5 Crossbar-light switch configuration...............................................................................................................49

3.4.6 Peripheral bridge configuration.....................................................................................................................51

3.4.7 Computer operating properly (COP) watchdog configuration......................................................................52

3.5 Clock modules..............................................................................................................................................................54

3.5.1 MCG configuration........................................................................................................................................54

3.5.2 OSC configuration.........................................................................................................................................55

3.6 Memories and memory interfaces.................................................................................................................................56

3.6.1 Flash memory configuration..........................................................................................................................56

3.6.2 Flash memory controller configuration..........................................................................................................58

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

4 Freescale Semiconductor, Inc.

Section number Title Page

3.6.3 SRAM configuration......................................................................................................................................59

3.7 Analog...........................................................................................................................................................................61

3.7.1 12-bit SAR ADC configuration.....................................................................................................................61

3.7.2 CMP configuration.........................................................................................................................................63

3.8 Timers...........................................................................................................................................................................66

3.8.1 Timer/PWM module configuration................................................................................................................66

3.8.2 Low-power timer configuration.....................................................................................................................68

3.9 Communication interfaces............................................................................................................................................70

3.9.1 SPI configuration...........................................................................................................................................70

3.9.2 I2C configuration...........................................................................................................................................71

3.9.3 UART configuration......................................................................................................................................72

3.10 Human-machine interfaces (HMI)................................................................................................................................73

3.10.1 GPIO configuration........................................................................................................................................73

Chapter 4

Memory Map

4.1 Introduction...................................................................................................................................................................77

4.2 System memory map.....................................................................................................................................................77

4.3 Flash memory map........................................................................................................................................................78

4.3.1 Alternate non-volatile IRC user trim description...........................................................................................78

4.4 SRAM memory map.....................................................................................................................................................79

4.5 Bit Manipulation Engine...............................................................................................................................................79

4.6 Peripheral bridge (AIPS-Lite) memory map.................................................................................................................79

4.6.1 Read-after-write sequence and required serialization of memory operations................................................80

4.6.2 Peripheral bridge (AIPS-Lite) memory map..................................................................................................80

4.6.3 Modules restricted access in user mode.........................................................................................................84

4.7 Private Peripheral Bus (PPB) memory map..................................................................................................................84

Chapter 5

Clock Distribution

5.1 Introduction...................................................................................................................................................................85

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

Freescale Semiconductor, Inc. 5

Section number Title Page

5.2 Programming model......................................................................................................................................................85

5.3 High-level device clocking diagram.............................................................................................................................85

5.4 Clock definitions...........................................................................................................................................................86

5.4.1 Device clock summary...................................................................................................................................87

5.5 Internal clocking requirements.....................................................................................................................................88

5.5.1 Clock divider values after reset......................................................................................................................89

5.5.2 VLPR mode clocking.....................................................................................................................................89

5.6 Clock gating..................................................................................................................................................................90

5.7 Module clocks...............................................................................................................................................................90

5.7.1 PMC 1-kHz LPO clock..................................................................................................................................91

5.7.2 COP clocking.................................................................................................................................................91

5.7.3 LPTMR clocking............................................................................................................................................92

5.7.4 TPM clocking.................................................................................................................................................92

5.7.5 UART clocking..............................................................................................................................................93

Chapter 6

Reset and Boot

6.1 Introduction...................................................................................................................................................................95

6.2 Reset..............................................................................................................................................................................95

6.2.1 Power-on reset (POR)....................................................................................................................................95

6.2.2 System reset sources......................................................................................................................................96

6.2.3 MCU resets....................................................................................................................................................99

6.2.4 RESET_b pin ................................................................................................................................................100

6.2.5 Debug resets...................................................................................................................................................100

6.3 Boot...............................................................................................................................................................................101

6.3.1 Boot sources...................................................................................................................................................101

6.3.2 FOPT boot options.........................................................................................................................................101

6.3.3 Boot sequence................................................................................................................................................103

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

6 Freescale Semiconductor, Inc.

Section number Title Page

Chapter 7

Power Management

7.1 Introduction...................................................................................................................................................................105

7.2 Clocking modes............................................................................................................................................................105

7.2.1 Partial Stop.....................................................................................................................................................105

7.2.2 Compute Operation........................................................................................................................................106

7.2.3 Peripheral Doze..............................................................................................................................................107

7.2.4 Clock gating...................................................................................................................................................107

7.3 Power modes.................................................................................................................................................................108

7.4 Entering and exiting power modes...............................................................................................................................109

7.5 Module operation in low-power modes........................................................................................................................110

Chapter 8

Security

8.1 Introduction...................................................................................................................................................................113

8.2 Flash security................................................................................................................................................................113

8.3 Security interactions with other modules......................................................................................................................113

8.3.1 Security interactions with Debug...................................................................................................................114

Chapter 9

Debug

9.1 Introduction...................................................................................................................................................................115

9.2 Debug port pin descriptions..........................................................................................................................................115

9.3 SWD status and control registers..................................................................................................................................116

9.3.1 MDM-AP Control Register............................................................................................................................117

9.3.2 MDM-AP Status Register..............................................................................................................................118

9.4 Debug resets..................................................................................................................................................................120

9.5 Micro Trace Buffer (MTB)...........................................................................................................................................120

9.6 Debug in low-power modes..........................................................................................................................................121

9.7 Debug and security.......................................................................................................................................................122

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

Freescale Semiconductor, Inc. 7

Section number Title Page

Chapter 10

Signal Multiplexing and Signal Descriptions

10.1 Introduction...................................................................................................................................................................123

10.2 Signal multiplexing integration....................................................................................................................................123

10.2.1 Port control and interrupt module features....................................................................................................124

10.2.2 Clock gating...................................................................................................................................................125

10.2.3 Signal multiplexing constraints......................................................................................................................125

10.3 Pinout............................................................................................................................................................................125

10.3.1 KL02 signal multiplexing and pin assignments.............................................................................................125

10.3.2 KL02 pinouts..................................................................................................................................................126

10.4 Module Signal Description Tables................................................................................................................................127

10.4.1 Core modules.................................................................................................................................................127

10.4.2 System modules.............................................................................................................................................127

10.4.3 Clock modules................................................................................................................................................128

10.4.4 Memories and memory interfaces..................................................................................................................128

10.4.5 Analog............................................................................................................................................................128

10.4.6 Timer Modules...............................................................................................................................................129

10.4.7 Communication interfaces.............................................................................................................................129

10.4.8 Human-machine interfaces (HMI).................................................................................................................130

Chapter 11

Port Control and Interrupts (PORT)

11.1 Introduction...................................................................................................................................................................131

11.2 Overview.......................................................................................................................................................................131

11.2.1 Features..........................................................................................................................................................131

11.2.2 Modes of operation........................................................................................................................................132

11.3 External signal description............................................................................................................................................132

11.4 Detailed signal description............................................................................................................................................133

11.5 Memory map and register definition.............................................................................................................................133

11.5.1 Pin Control Register n (PORTx_PCRn).........................................................................................................136

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

8 Freescale Semiconductor, Inc.

Section number Title Page

11.5.2 Global Pin Control Low Register (PORTx_GPCLR)....................................................................................138

11.5.3 Global Pin Control High Register (PORTx_GPCHR)...................................................................................139

11.5.4 Interrupt Status Flag Register (PORTx_ISFR)..............................................................................................139

11.6 Functional description...................................................................................................................................................140

11.6.1 Pin control......................................................................................................................................................140

11.6.2 Global pin control..........................................................................................................................................141

11.6.3 External interrupts..........................................................................................................................................141

Chapter 12

System Integration Module (SIM)

12.1 Introduction...................................................................................................................................................................143

12.1.1 Features..........................................................................................................................................................143

12.2 Memory map and register definition.............................................................................................................................143

12.2.1 System Options Register 2 (SIM_SOPT2)....................................................................................................144

12.2.2 System Options Register 4 (SIM_SOPT4)....................................................................................................145

12.2.3 System Options Register 5 (SIM_SOPT5)....................................................................................................147

12.2.4 System Options Register 7 (SIM_SOPT7)....................................................................................................148

12.2.5 System Device Identification Register (SIM_SDID).....................................................................................149

12.2.6 System Clock Gating Control Register 4 (SIM_SCGC4)..............................................................................151

12.2.7 System Clock Gating Control Register 5 (SIM_SCGC5)..............................................................................153

12.2.8 System Clock Gating Control Register 6 (SIM_SCGC6)..............................................................................154

12.2.9 System Clock Divider Register 1 (SIM_CLKDIV1).....................................................................................155

12.2.10 Flash Configuration Register 1 (SIM_FCFG1).............................................................................................157

12.2.11 Flash Configuration Register 2 (SIM_FCFG2).............................................................................................158

12.2.12 Unique Identification Register Mid-High (SIM_UIDMH)............................................................................159

12.2.13 Unique Identification Register Mid Low (SIM_UIDML).............................................................................159

12.2.14 Unique Identification Register Low (SIM_UIDL)........................................................................................160

12.2.15 COP Control Register (SIM_COPC).............................................................................................................160

12.2.16 Service COP Register (SIM_SRVCOP)........................................................................................................161

12.3 Functional description...................................................................................................................................................162

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

Freescale Semiconductor, Inc. 9

Section number Title Page

Chapter 13

System Mode Controller (SMC)

13.1 Introduction...................................................................................................................................................................163

13.2 Modes of operation.......................................................................................................................................................163

13.3 Memory map and register descriptions.........................................................................................................................165

13.3.1 Power Mode Protection register (SMC_PMPROT).......................................................................................165

13.3.2 Power Mode Control register (SMC_PMCTRL)...........................................................................................167

13.3.3 Stop Control Register (SMC_STOPCTRL)...................................................................................................168

13.3.4 Power Mode Status register (SMC_PMSTAT).............................................................................................169

13.4 Functional description...................................................................................................................................................170

13.4.1 Power mode transitions..................................................................................................................................170

13.4.2 Power mode entry/exit sequencing................................................................................................................173

13.4.3 Run modes......................................................................................................................................................175

13.4.4 Wait modes....................................................................................................................................................176

13.4.5 Stop modes.....................................................................................................................................................177

13.4.6 Debug in low power modes...........................................................................................................................179

Chapter 14

Power Management Controller (PMC)

14.1 Introduction...................................................................................................................................................................181

14.2 Features.........................................................................................................................................................................181

14.3 Low-voltage detect (LVD) system................................................................................................................................181

14.3.1 LVD reset operation.......................................................................................................................................182

14.3.2 LVD interrupt operation.................................................................................................................................182

14.3.3 Low-voltage warning (LVW) interrupt operation.........................................................................................182

14.4 I/O retention..................................................................................................................................................................183

14.5 Memory map and register descriptions.........................................................................................................................183

14.5.1 Low Voltage Detect Status And Control 1 register (PMC_LVDSC1)..........................................................184

14.5.2 Low Voltage Detect Status And Control 2 register (PMC_LVDSC2)..........................................................185

14.5.3 Regulator Status And Control register (PMC_REGSC)................................................................................186

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

10 Freescale Semiconductor, Inc.

Section number Title Page

Chapter 15

Reset Control Module (RCM)

15.1 Introduction...................................................................................................................................................................189

15.2 Reset memory map and register descriptions...............................................................................................................189

15.2.1 System Reset Status Register 0 (RCM_SRS0)..............................................................................................189

15.2.2 System Reset Status Register 1 (RCM_SRS1)..............................................................................................191

15.2.3 Reset Pin Filter Control register (RCM_RPFC)............................................................................................192

15.2.4 Reset Pin Filter Width register (RCM_RPFW).............................................................................................193

Chapter 16

Bit Manipulation Engine (BME)

16.1 Introduction...................................................................................................................................................................195

16.1.1 Overview........................................................................................................................................................196

16.1.2 Features..........................................................................................................................................................196

16.1.3 Modes of operation........................................................................................................................................197

16.2 External signal description............................................................................................................................................197

16.3 Memory map and register definition.............................................................................................................................198

16.4 Functional description...................................................................................................................................................198

16.4.1 BME decorated stores....................................................................................................................................198

16.4.2 BME decorated loads.....................................................................................................................................205

16.4.3 Additional details on decorated addresses and GPIO accesses......................................................................211

16.5 Application information................................................................................................................................................212

Chapter 17

Miscellaneous Control Module (MCM)

17.1 Introduction...................................................................................................................................................................215

17.1.1 Features..........................................................................................................................................................215

17.2 Memory map/register descriptions...............................................................................................................................215

17.2.1 Crossbar Switch (AXBS) Slave Configuration (MCM_PLASC)..................................................................216

17.2.2 Crossbar Switch (AXBS) Master Configuration (MCM_PLAMC)..............................................................217

17.2.3 Platform Control Register (MCM_PLACR)..................................................................................................217

17.2.4 Compute Operation Control Register (MCM_CPO).....................................................................................220

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

Freescale Semiconductor, Inc. 11

Section number Title Page

Chapter 18

Micro Trace Buffer (MTB)

18.1 Introduction...................................................................................................................................................................223

18.1.1 Overview........................................................................................................................................................223

18.1.2 Features..........................................................................................................................................................226

18.1.3 Modes of operation........................................................................................................................................227

18.2 External signal description............................................................................................................................................227

18.3 Memory map and register definition.............................................................................................................................228

18.3.1 MTB_RAM Memory Map.............................................................................................................................228

18.3.2 MTB_DWT Memory Map.............................................................................................................................240

18.3.3 System ROM Memory Map...........................................................................................................................251

Chapter 19

Crossbar Switch Lite (AXBS-Lite)

19.1 Introduction...................................................................................................................................................................257

19.1.1 Features..........................................................................................................................................................257

19.2 Memory Map / Register Definition...............................................................................................................................257

19.3 Functional Description..................................................................................................................................................258

19.3.1 General operation...........................................................................................................................................258

19.3.2 Arbitration......................................................................................................................................................259

19.4 Initialization/application information...........................................................................................................................260

Chapter 20

Peripheral Bridge (AIPS-Lite)

20.1 Introduction...................................................................................................................................................................261

20.1.1 Features..........................................................................................................................................................261

20.1.2 General operation...........................................................................................................................................261

20.2 Functional description...................................................................................................................................................262

20.2.1 Access support...............................................................................................................................................262

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

12 Freescale Semiconductor, Inc.

Section number Title Page

Chapter 21

Multipurpose Clock Generator (MCG)

21.1 Introduction...................................................................................................................................................................263

21.1.1 Features..........................................................................................................................................................263

21.1.2 Modes of Operation.......................................................................................................................................266

21.2 External Signal Description..........................................................................................................................................266

21.3 Memory Map/Register Definition.................................................................................................................................266

21.3.1 MCG Control 1 Register (MCG_C1).............................................................................................................266

21.3.2 MCG Control 2 Register (MCG_C2).............................................................................................................267

21.3.3 MCG Control 3 Register (MCG_C3).............................................................................................................269

21.3.4 MCG Control 4 Register (MCG_C4).............................................................................................................269

21.3.5 MCG Control 6 Register (MCG_C6).............................................................................................................271

21.3.6 MCG Status Register (MCG_S)....................................................................................................................271

21.3.7 MCG Status and Control Register (MCG_SC)..............................................................................................272

21.3.8 MCG Auto Trim Compare Value High Register (MCG_ATCVH)..............................................................274

21.3.9 MCG Auto Trim Compare Value Low Register (MCG_ATCVL)................................................................274

21.4 Functional Description..................................................................................................................................................274

21.4.1 MCG mode state diagram..............................................................................................................................274

21.4.2 Low Power Bit Usage....................................................................................................................................278

21.4.3 MCG Internal Reference Clocks....................................................................................................................278

21.4.4 External Reference Clock..............................................................................................................................279

21.4.5 MCG Fixed frequency clock .........................................................................................................................279

21.4.6 MCG Auto TRIM (ATM)..............................................................................................................................279

21.5 Initialization / Application information........................................................................................................................281

21.5.1 MCG module initialization sequence.............................................................................................................281

21.5.2 Using a 32.768 kHz reference........................................................................................................................283

21.5.3 MCG mode switching....................................................................................................................................284

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

Freescale Semiconductor, Inc. 13

Section number Title Page

Chapter 22

Oscillator (OSC)

22.1 Introduction...................................................................................................................................................................287

22.2 Features and Modes......................................................................................................................................................287

22.3 Block Diagram..............................................................................................................................................................288

22.4 OSC Signal Descriptions..............................................................................................................................................288

22.5 External Crystal / Resonator Connections....................................................................................................................289

22.6 External Clock Connections.........................................................................................................................................290

22.7 Memory Map/Register Definitions...............................................................................................................................291

22.7.1 OSC Memory Map/Register Definition.........................................................................................................291

22.8 Functional Description..................................................................................................................................................292

22.8.1 OSC Module States........................................................................................................................................292

22.8.2 OSC Module Modes.......................................................................................................................................294

22.8.3 Counter...........................................................................................................................................................295

22.8.4 Reference Clock Pin Requirements...............................................................................................................295

22.9 Reset..............................................................................................................................................................................296

22.10 Low Power Modes Operation.......................................................................................................................................296

22.11 Interrupts.......................................................................................................................................................................296

Chapter 23

Flash Memory Controller (FMC)

23.1 Introduction...................................................................................................................................................................297

23.1.1 Overview........................................................................................................................................................297

23.1.2 Features..........................................................................................................................................................297

23.2 Modes of operation.......................................................................................................................................................298

23.3 External signal description............................................................................................................................................298

23.4 Memory map and register descriptions.........................................................................................................................298

23.5 Functional description...................................................................................................................................................298

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

14 Freescale Semiconductor, Inc.

Section number Title Page

Chapter 24

Flash Memory Module (FTFA)

24.1 Introduction...................................................................................................................................................................301

24.1.1 Features..........................................................................................................................................................302

24.1.2 Block Diagram...............................................................................................................................................302

24.1.3 Glossary.........................................................................................................................................................303

24.2 External Signal Description..........................................................................................................................................304

24.3 Memory Map and Registers..........................................................................................................................................304

24.3.1 Flash Configuration Field Description...........................................................................................................304

24.3.2 Program Flash IFR Map.................................................................................................................................305

24.3.3 Register Descriptions.....................................................................................................................................306

24.4 Functional Description..................................................................................................................................................315

24.4.1 Flash Protection..............................................................................................................................................315

24.4.2 Interrupts........................................................................................................................................................315

24.4.3 Flash Operation in Low-Power Modes..........................................................................................................316

24.4.4 Functional Modes of Operation.....................................................................................................................317

24.4.5 Flash Reads and Ignored Writes....................................................................................................................317

24.4.6 Read While Write (RWW).............................................................................................................................317

24.4.7 Flash Program and Erase................................................................................................................................317

24.4.8 Flash Command Operations...........................................................................................................................317

24.4.9 Margin Read Commands...............................................................................................................................322

24.4.10 Flash Command Description..........................................................................................................................323

24.4.11 Security..........................................................................................................................................................336

24.4.12 Reset Sequence..............................................................................................................................................338

Chapter 25

Analog-to-Digital Converter (ADC)

25.1 Introduction...................................................................................................................................................................339

25.1.1 Features..........................................................................................................................................................339

25.1.2 Block diagram................................................................................................................................................340

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

Freescale Semiconductor, Inc. 15

Section number Title Page

25.2 ADC signal descriptions...............................................................................................................................................341

25.2.1 Analog Power (VDDA).................................................................................................................................342

25.2.2 Analog Ground (VSSA).................................................................................................................................342

25.2.3 Analog Channel Inputs (ADx).......................................................................................................................342

25.3 Memory map and register definitions...........................................................................................................................342

25.3.1 ADC Status and Control Registers 1 (ADCx_SC1n).....................................................................................343

25.3.2 ADC Configuration Register 1 (ADCx_CFG1).............................................................................................347

25.3.3 ADC Configuration Register 2 (ADCx_CFG2).............................................................................................348

25.3.4 ADC Data Result Register (ADCx_Rn).........................................................................................................349

25.3.5 Compare Value Registers (ADCx_CVn).......................................................................................................350

25.3.6 Status and Control Register 2 (ADCx_SC2)..................................................................................................351

25.3.7 Status and Control Register 3 (ADCx_SC3)..................................................................................................353

25.3.8 ADC Offset Correction Register (ADCx_OFS).............................................................................................355

25.3.9 ADC Plus-Side Gain Register (ADCx_PG)...................................................................................................355

25.3.10 ADC Plus-Side General Calibration Value Register (ADCx_CLPD)...........................................................356

25.3.11 ADC Plus-Side General Calibration Value Register (ADCx_CLPS)............................................................356

25.3.12 ADC Plus-Side General Calibration Value Register (ADCx_CLP4)............................................................357

25.3.13 ADC Plus-Side General Calibration Value Register (ADCx_CLP3)............................................................357

25.3.14 ADC Plus-Side General Calibration Value Register (ADCx_CLP2)............................................................358

25.3.15 ADC Plus-Side General Calibration Value Register (ADCx_CLP1)............................................................358

25.3.16 ADC Plus-Side General Calibration Value Register (ADCx_CLP0)............................................................359

25.4 Functional description...................................................................................................................................................359

25.4.1 Clock select and divide control......................................................................................................................360

25.4.2 Voltage reference selection............................................................................................................................360

25.4.3 Hardware trigger and channel selects............................................................................................................361

25.4.4 Conversion control.........................................................................................................................................362

25.4.5 Automatic compare function..........................................................................................................................368

25.4.6 Calibration function.......................................................................................................................................370

25.4.7 User-defined offset function..........................................................................................................................371

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

16 Freescale Semiconductor, Inc.

Section number Title Page

25.4.8 Temperature sensor........................................................................................................................................372

25.4.9 MCU wait mode operation.............................................................................................................................373

25.4.10 MCU Normal Stop mode operation...............................................................................................................373

25.4.11 MCU Low-Power Stop mode operation........................................................................................................374

25.5 Initialization information..............................................................................................................................................375

25.5.1 ADC module initialization example..............................................................................................................375

25.6 Application information................................................................................................................................................377

25.6.1 External pins and routing...............................................................................................................................377

25.6.2 Sources of error..............................................................................................................................................379

Chapter 26

Comparator (CMP)

26.1 Introduction...................................................................................................................................................................383

26.2 CMP features................................................................................................................................................................383

26.3 6-bit DAC key features.................................................................................................................................................384

26.4 ANMUX key features...................................................................................................................................................384

26.5 CMP, DAC and ANMUX diagram...............................................................................................................................385

26.6 CMP block diagram......................................................................................................................................................386

26.7 Memory map/register definitions..................................................................................................................................387

26.7.1 CMP Control Register 0 (CMPx_CR0).........................................................................................................387

26.7.2 CMP Control Register 1 (CMPx_CR1).........................................................................................................388

26.7.3 CMP Filter Period Register (CMPx_FPR).....................................................................................................390

26.7.4 CMP Status and Control Register (CMPx_SCR)...........................................................................................390

26.7.5 DAC Control Register (CMPx_DACCR)......................................................................................................391

26.7.6 MUX Control Register (CMPx_MUXCR)....................................................................................................392

26.8 Functional description...................................................................................................................................................393

26.8.1 CMP functional modes...................................................................................................................................393

26.8.2 Power modes..................................................................................................................................................402

26.8.3 Startup and operation.....................................................................................................................................403

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

Freescale Semiconductor, Inc. 17

Section number Title Page

26.8.4 Low-pass filter...............................................................................................................................................403

26.9 CMP interrupts..............................................................................................................................................................406

26.10 Digital-to-analog converter...........................................................................................................................................406

26.11 DAC functional description..........................................................................................................................................407

26.11.1 Voltage reference source select......................................................................................................................407

26.12 DAC resets....................................................................................................................................................................407

26.13 DAC clocks...................................................................................................................................................................407

26.14 DAC interrupts..............................................................................................................................................................408

26.15 CMP Trigger Mode.......................................................................................................................................................408

Chapter 27

Timer/PWM Module (TPM)

27.1 Introduction...................................................................................................................................................................409

27.1.1 TPM Philosophy............................................................................................................................................409

27.1.2 Features..........................................................................................................................................................409

27.1.3 Modes of Operation.......................................................................................................................................410

27.1.4 Block Diagram...............................................................................................................................................410

27.2 TPM Signal Descriptions..............................................................................................................................................411

27.2.1 TPM_EXTCLK — TPM External Clock......................................................................................................411

27.2.2 TPM_CHn — TPM Channel (n) I/O Pin.......................................................................................................412

27.3 Memory Map and Register Definition..........................................................................................................................412

27.3.1 Status and Control (TPMx_SC).....................................................................................................................413

27.3.2 Counter (TPMx_CNT)...................................................................................................................................414

27.3.3 Modulo (TPMx_MOD)..................................................................................................................................415

27.3.4 Channel (n) Status and Control (TPMx_CnSC).............................................................................................416

27.3.5 Channel (n) Value (TPMx_CnV)...................................................................................................................417

27.3.6 Capture and Compare Status (TPMx_STATUS)...........................................................................................418

27.3.7 Configuration (TPMx_CONF).......................................................................................................................420

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

18 Freescale Semiconductor, Inc.

Section number Title Page

27.4 Functional Description..................................................................................................................................................421

27.4.1 Clock Domains...............................................................................................................................................422

27.4.2 Prescaler.........................................................................................................................................................422

27.4.3 Counter...........................................................................................................................................................423

27.4.4 Input Capture Mode.......................................................................................................................................425

27.4.5 Output Compare Mode...................................................................................................................................426

27.4.6 Edge-Aligned PWM (EPWM) Mode.............................................................................................................427

27.4.7 Center-Aligned PWM (CPWM) Mode..........................................................................................................429

27.4.8 Registers Updated from Write Buffers..........................................................................................................431

27.4.9 Reset Overview..............................................................................................................................................431

27.4.10 TPM Interrupts...............................................................................................................................................432

Chapter 28

Low-Power Timer (LPTMR)

28.1 Introduction...................................................................................................................................................................433

28.1.1 Features..........................................................................................................................................................433

28.1.2 Modes of operation........................................................................................................................................433

28.2 LPTMR signal descriptions..........................................................................................................................................434

28.2.1 Detailed signal descriptions...........................................................................................................................434

28.3 Memory map and register definition.............................................................................................................................434

28.3.1 Low Power Timer Control Status Register (LPTMRx_CSR)........................................................................435

28.3.2 Low Power Timer Prescale Register (LPTMRx_PSR)..................................................................................436

28.3.3 Low Power Timer Compare Register (LPTMRx_CMR)...............................................................................438

28.3.4 Low Power Timer Counter Register (LPTMRx_CNR).................................................................................438

28.4 Functional description...................................................................................................................................................439

28.4.1 LPTMR power and reset................................................................................................................................439

28.4.2 LPTMR clocking............................................................................................................................................439

28.4.3 LPTMR prescaler/glitch filter........................................................................................................................439

28.4.4 LPTMR compare............................................................................................................................................441

28.4.5 LPTMR counter.............................................................................................................................................441

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

Freescale Semiconductor, Inc. 19

Section number Title Page

28.4.6 LPTMR hardware trigger...............................................................................................................................442

28.4.7 LPTMR interrupt............................................................................................................................................442

Chapter 29

Serial Peripheral Interface (SPI)

29.1 Introduction...................................................................................................................................................................443

29.1.1 Features..........................................................................................................................................................443

29.1.2 Modes of operation........................................................................................................................................444

29.1.3 Block diagrams..............................................................................................................................................444

29.2 External signal description............................................................................................................................................447

29.2.1 SPSCK — SPI Serial Clock...........................................................................................................................447

29.2.2 MOSI — Master Data Out, Slave Data In.....................................................................................................447

29.2.3 MISO — Master Data In, Slave Data Out.....................................................................................................447

29.2.4 SS — Slave Select..........................................................................................................................................447

29.3 Memory Map and Register Descriptions......................................................................................................................448

29.3.1 SPI Control Register 1 (SPIx_C1).................................................................................................................448

29.3.2 SPI Control Register 2 (SPIx_C2).................................................................................................................450

29.3.3 SPI Baud Rate Register (SPIx_BR)...............................................................................................................451

29.3.4 SPI Status Register (SPIx_S).........................................................................................................................452

29.3.5 SPI Data Register (SPIx_D)...........................................................................................................................453

29.3.6 SPI Match Register (SPIx_M)........................................................................................................................454

29.4 Functional description...................................................................................................................................................455

29.4.1 General...........................................................................................................................................................455

29.4.2 Master mode...................................................................................................................................................455

29.4.3 Slave mode.....................................................................................................................................................457

29.4.4 SPI clock formats...........................................................................................................................................458

29.4.5 SPI baud rate generation................................................................................................................................461

KL02 Sub-Family Reference Manual, Rev. 2.1, July 2013

20 Freescale Semiconductor, Inc.

Page is loading ...

NXP KL0x Reference guide

NXP KL0x Reference guide

Related papers

Other documents