NXP MPC8544E Reference guide

Type
Reference guide
MPC8544E PowerQUICC™ III
Integrated Host Processor
Family Reference Manual
Supports
MPC8544E
MPC8544
MPC8544ERM
Rev. 1
10/2007
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
The Power Architecture and Power.org word marks and the Power and Power.org logos
and related marks are trademarks and service marks licensed by Power.org. The
PowerPC name is a trademark of IBM Corp. and is used under license. All other
product or service names are the property of their respective owners.
© Freescale Semiconductor, Inc., 2007. Printed in the United States of
America. All rights reserved.
Information in this document is provided solely to enable system and software
implementers to use Freescale Semiconductor products. There are no express or
implied copyright licenses granted hereunder to design or fabricate any integrated
circuits or integrated circuits based on the information in this document.
Freescale Semiconductor reserves the right to make changes without further notice to
any products herein. Freescale Semiconductor makes no warranty, representation or
guarantee regarding the suitability of its products for any particular purpose, nor does
Freescale Semiconductor assume any liability arising out of the application or use of
any product or circuit, and specifically disclaims any and all liability, including without
limitation consequential or incidental damages. “Typical” parameters which may be
provided in Freescale Semiconductor data sheets and/or specifications can and do
vary in different applications and actual performance may vary over time. All operating
parameters, including “Typicals” must be validated for each customer application by
customer’s technical experts. Freescale Semiconductor does not convey any license
under its patent rights nor the rights of others. Freescale Semiconductor products are
not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life,
or for any other application in which the failure of the Freescale Semiconductor product
could create a situation where personal injury or death may occur. Should Buyer
purchase or use Freescale Semiconductor products for any such unintended or
unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all
claims, costs, damages, and expenses, and reasonable attorney fees arising out of,
directly or indirectly, any claim of personal injury or death associated with such
unintended or unauthorized use, even if such claim alleges that Freescale
Semiconductor was negligent regarding the design or manufacture of the part.
Document Number: MPC8544ERM
Rev. 1, 10/2007
How to Reach Us:
Home Page:
www.freescale.com
Web Support:
http://www.freescale.com/support
USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064
Japan
0120 191014 or
+81 3 5437 9125
support.japan@freescale.com
Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com
For Literature Requests Only:
Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
+1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com
Part I—Overview I
Overview 1
Memory Map 2
Signal Descriptions 3
Reset, Clocking, and Initialization 4
Part II—e500 Core Complex and L2 Cache II
Core Complex Overview 5
Core Register Summary 6
L2 Look-Aside Cache/SRAM 7
Part III—Memory, Security, and I/O Interfaces III
e500 Coherency Module 8
DDR Memory Controller 9
Programmable Interrupt Controller 10
I
2
C Interfaces 11
Security Engine (SEC) 2.1 12
DUART 13
Local Bus Controller 14
Enhanced Three-Speed Ethernet Controllers 15
DMA Controller 16
PCI Bus Interface 17
PCI Express Interface Controller 18
Part IV—Global Functions and Debug IV
Global Utilities 19
Device Performance Monitor 20
Debug Features and Watchpoint Facility 21
Revision History A
Complete List of Configuration, Control, and Status Registers B
Glossary GLO
Index IND
I Part I—Overview
1 Overview
2 Memory Map
3 Signal Descriptions
4 Reset, Clocking, and Initialization
II Part II—e500 Core Complex and L2 Cache
5 Core Complex Overview
6 Core Register Summary
7 L2 Look-Aside Cache/SRAM
III Part III—Memory, Security, and I/O Interfaces
8 e500 Coherency Module
9 DDR Memory Controller
10 Programmable Interrupt Controller
11 I
2
C Interfaces
12 Security Engine (SEC) 2.1
13 DUART
14 Local Bus Controller
15 Enhanced Three-Speed Ethernet Controllers
16 DMA Controller
17 PCI Bus Interface
18 PCI Express Interface Controller
IV Part IV—Global Functions and Debug
19 Global Utilities
20 Device Performance Monitor
21 Debug Features and Watchpoint Facility
A Revision History
B Complete List of Configuration, Control, and Status Registers
GLO Glossary
IND Index
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Freescale Semiconductor v
Contents
Paragraph
Number Title
Page
Number
Co nt ents
About This Book
Part I
Overview
Chapter 1
Overview
1.1 Introduction......................................................................................................................1-1
1.2 MPC8544E Overview...................................................................................................... 1-2
1.2.1 Key Features ................................................................................................................1-2
1.3 MPC8544E Architecture Overview.................................................................................1-8
1.3.1 e500 Core Overview.................................................................................................... 1-8
1.3.2 On-Chip Memory Unit............................................................................................... 1-12
1.3.3 On-Chip Memory as Memory-Mapped SRAM.........................................................1-13
1.3.4 On-Chip Memory as L2 Cache.................................................................................. 1-13
1.3.5 e500 Coherency Module (ECM)................................................................................ 1-14
1.3.6 DDR SDRAM Controller .......................................................................................... 1-14
1.3.7 Programmable Interrupt Controller (PIC).................................................................. 1-15
1.3.8 Integrated Security Engine (SEC) for the MPC8544E.............................................. 1-15
1.3.9 I
2
C Controllers........................................................................................................... 1-16
1.3.10 Boot Sequencer.......................................................................................................... 1-17
1.3.11 Dual Universal Asynchronous Receiver/Transmitter (DUART)...............................1-17
1.3.12 Local Bus Controller.................................................................................................. 1-17
1.3.13 Enhanced Three-Speed Ethernet Controllers (eTSECs)............................................ 1-18
1.3.14 OceaN Switch Fabric................................................................................................. 1-19
1.3.15 Integrated DMA......................................................................................................... 1-19
1.3.16 PCI Controller............................................................................................................1-19
1.3.17 PCI Express Interface ............................................................................................... 1-19
1.3.18 Power Management ................................................................................................... 1-20
1.3.19 Clocking..................................................................................................................... 1-20
1.3.20 Address Map.............................................................................................................. 1-20
1.3.21 Processing Across the On-Chip Fabric...................................................................... 1-21
1.3.22 Data Processing with the e500 Coherency Module...................................................1-21
1.4 Application Examples.................................................................................................... 1-21
1.4.1 Multifunction Router Application ............................................................................. 1-22
1.4.2 Multifunction Printer Application ............................................................................. 1-23
1.4.3 Security Appliance..................................................................................................... 1-24
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
vi Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
1.4.4 IP SAN Host Adapter ................................................................................................ 1-25
1.4.5 VoIP Aggregation Application................................................................................... 1-26
Chapter 2
Memory Map
2.1 Local Memory Map Overview and Example .................................................................. 2-1
2.2 Address Translation and Mapping................................................................................... 2-3
2.2.1 SRAM Windows.......................................................................................................... 2-4
2.2.2 Window into Configuration Space...............................................................................2-4
2.2.3 Local Access Windows................................................................................................2-4
2.2.3.1 Local Access Register Memory Map ...................................................................... 2-5
2.2.3.2 Local Access IP Block Revision Register 1 (LAIPBRR1)...................................... 2-6
2.2.3.3 Local Access IP Block Revision Register 2 (LAIPBRR2)...................................... 2-6
2.2.3.4 Local Access Window n Base Address Registers (LAWBAR0–LAWBAR9)........2-7
2.2.3.5 Local Access Window n Attributes Registers (LAWAR0–LAWAR9).................... 2-7
2.2.3.6 Precedence of Local Access Windows....................................................................2-8
2.2.3.7 Configuring Local Access Windows.......................................................................2-8
2.2.3.8 Distinguishing Local Access Windows from Other Mapping Functions................2-9
2.2.3.9 Illegal Interaction Between Local Access Windows and DDR
SDRAM Chip Selects.......................................................................................... 2-9
2.2.4 Outbound Address Translation and Mapping Windows.............................................. 2-9
2.2.5 Inbound Address Translation and Mapping Windows ................................................ 2-9
2.2.5.1 PCI Inbound ATMU ..............................................................................................2-10
2.2.5.2 PCI Express Inbound ATMU................................................................................. 2-10
2.2.5.3 Illegal Interaction Between Inbound ATMUs and Local Access Windows .......... 2-10
2.3 Configuration, Control, and Status Register Map.......................................................... 2-10
2.3.1 Accessing CCSR Memory from the Local Processor................................................ 2-10
2.3.2 Accessing CCSR Memory from External Masters.................................................... 2-11
2.3.3 Organization of CCSR Memory ................................................................................ 2-11
2.3.4 General Utilities Registers.........................................................................................2-12
2.3.5 Interrupt Controller and CCSR.................................................................................. 2-13
2.3.6 Device-Specific Utilities............................................................................................ 2-13
2.4 Complete CCSR Map .................................................................................................... 2-14
Chapter 3
Signal Descriptions
3.1 Signals Overview.............................................................................................................3-1
3.2 Configuration Signals Sampled at Reset ....................................................................... 3-15
3.3 Output Signal States During Reset ................................................................................ 3-17
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Freescale Semiconductor vii
Contents
Paragraph
Number Title
Page
Number
Chapter 4
Reset, Clocking, and Initialization
4.1 Overview.......................................................................................................................... 4-1
4.2 External Signal Descriptions ........................................................................................... 4-1
4.2.1 System Control Signals................................................................................................ 4-2
4.2.2 Clock Signals...............................................................................................................4-3
4.3 Memory Map/Register Definition ................................................................................... 4-4
4.3.1 Local Configuration Control........................................................................................ 4-4
4.3.1.1 Accessing Configuration, Control, and Status Registers.........................................4-4
4.3.1.1.1 Updating CCSRBAR........................................................................................... 4-4
4.3.1.1.2 Configuration, Control, and Status Base Address Register (CCSRBAR)........... 4-5
4.3.1.2 Accessing Alternate Configuration Space............................................................... 4-6
4.3.1.2.1 Alternate Configuration Base Address Register (ALTCBAR)............................4-6
4.3.1.2.2 Alternate Configuration Attribute Register (ALTCAR)...................................... 4-6
4.3.1.3 Boot Page Translation.............................................................................................. 4-7
4.3.1.3.1 Boot Page Translation Register (BPTR).............................................................. 4-7
4.3.2 Boot Sequencer............................................................................................................4-8
4.4 Functional Description..................................................................................................... 4-8
4.4.1 Reset Operations.......................................................................................................... 4-8
4.4.1.1 Soft Reset.................................................................................................................4-8
4.4.1.2 Hard Reset ...............................................................................................................4-8
4.4.2 Power-On Reset Sequence........................................................................................... 4-9
4.4.3 Power-On Reset Configuration.................................................................................. 4-10
4.4.3.1 System PLL Ratio.................................................................................................. 4-11
4.4.3.2 e500 Core PLL Ratio............................................................................................. 4-12
4.4.3.3 SEC Frequency Ratio Configuration..................................................................... 4-13
4.4.3.4 Boot ROM Location .............................................................................................. 4-13
4.4.3.5 Host/Agent Configuration ..................................................................................... 4-14
4.4.3.6 I/O Port Selection .................................................................................................. 4-15
4.4.3.7 CPU Boot Configuration ....................................................................................... 4-16
4.4.3.8 Boot Sequencer Configuration .............................................................................. 4-17
4.4.3.9 DDR SDRAM Type............................................................................................... 4-18
4.4.3.10 eTSEC1 Serial GMII and eTSEC3 Serial GMII.................................................... 4-18
4.4.3.11 eTSEC1 Width....................................................................................................... 4-19
4.4.3.12 eTSEC3 Width....................................................................................................... 4-19
4.4.3.13 eTSEC1 Protocol ................................................................................................... 4-19
4.4.3.14 eTSEC3 Protocol ................................................................................................... 4-20
4.4.3.15 SGMII SerDes Reference Clock Configuration....................................................4-20
4.4.3.16 PCI Clock Selection............................................................................................... 4-21
4.4.3.17 PCI Speed Configuration....................................................................................... 4-21
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
viii Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
4.4.3.18 PCI I/O Impedance ................................................................................................ 4-21
4.4.3.19 PCI Arbiter Configuration..................................................................................... 4-22
4.4.3.20 Memory Debug Configuration .............................................................................. 4-22
4.4.3.21 DDR Debug Configuration.................................................................................... 4-22
4.4.3.22 General-Purpose POR Configuration .................................................................... 4-23
4.4.4 Clocking.....................................................................................................................4-23
4.4.4.1 System Clock/PCI Clock ....................................................................................... 4-23
4.4.4.2 PCI Express and SGMII Clocks ............................................................................ 4-24
4.4.4.2.1 Minimum Frequency Requirements.................................................................. 4-24
4.4.4.3 Ethernet Clocks...................................................................................................... 4-25
4.4.4.4 Real Time Clock.................................................................................................... 4-25
Part II
e500 Core Complex and L2 Cache
Chapter 5
Core Complex Overview
5.1 Overview.......................................................................................................................... 5-1
5.1.1 Upward Compatibility ................................................................................................. 5-3
5.1.2 Core Complex Summary ............................................................................................. 5-3
5.2 e500 Processor and System Version Numbers................................................................. 5-4
5.3 Features............................................................................................................................5-5
5.3.1 e500v2 Differences.................................................................................................... 5-10
5.4 Instruction Set................................................................................................................ 5-11
5.5 Instruction Flow.............................................................................................................5-13
5.5.1 Initial Instruction Fetch..............................................................................................5-13
5.5.2 Branch Detection and Prediction............................................................................... 5-13
5.5.3 e500 Execution Pipeline............................................................................................ 5-14
5.6 Programming Model...................................................................................................... 5-16
5.7 On-Chip Cache Implementation.................................................................................... 5-18
5.8 Interrupts and Exception Handling................................................................................ 5-18
5.8.1 Exception Handling ................................................................................................... 5-18
5.8.2 Interrupt Classes ........................................................................................................ 5-19
5.8.3 Interrupt Types........................................................................................................... 5-19
5.8.4 Upper Bound on Interrupt Latencies ......................................................................... 5-20
5.8.5 Interrupt Registers...................................................................................................... 5-20
5.9 Memory Management.................................................................................................... 5-22
5.9.1 Address Translation ................................................................................................... 5-24
5.9.2 MMU Assist Registers (MAS0–MAS4 and MAS6–MAS7).....................................5-25
5.9.3 Process ID Registers (PID0–PID2)............................................................................ 5-26
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Freescale Semiconductor ix
Contents
Paragraph
Number Title
Page
Number
5.9.4 TLB Coherency.......................................................................................................... 5-26
5.10 Memory Coherency ....................................................................................................... 5-26
5.10.1 Atomic Update Memory References ......................................................................... 5-26
5.10.2 Memory Access Ordering.......................................................................................... 5-27
5.10.3 Cache Control Instructions ........................................................................................ 5-27
5.10.4 Programmable Page Characteristics .......................................................................... 5-27
5.11 Core Complex Bus (CCB)............................................................................................. 5-27
5.12 Performance Monitoring................................................................................................ 5-28
5.12.1 Global Control Register............................................................................................. 5-28
5.12.2 Performance Monitor Counter Registers................................................................... 5-28
5.12.3 Local Control Registers ............................................................................................. 5-28
5.13 Legacy Support of Power Architecture Technology......................................................5-29
5.13.1 Instruction Set Compatibility.....................................................................................5-29
5.13.1.1 User Instruction Set ............................................................................................... 5-29
5.13.1.2 Supervisor Instruction Set...................................................................................... 5-29
5.13.2 Memory Subsystem ................................................................................................... 5-30
5.13.3 Exception Handling ................................................................................................... 5-30
5.13.4 Memory Management................................................................................................ 5-30
5.13.5 Reset...........................................................................................................................5-30
5.13.6 Little-Endian Mode....................................................................................................5-31
5.14 PowerQUICC III Implementation Details ..................................................................... 5-31
Chapter 6
Core Register Summary
6.1 Overview.......................................................................................................................... 6-1
6.1.1 Register Set.................................................................................................................. 6-1
6.2 Register Model for 32-Bit Implementations.................................................................... 6-3
6.2.1 Special-Purpose Registers (SPRs) ............................................................................... 6-4
6.3 Registers for Computational Operations.......................................................................... 6-8
6.3.1 General-Purpose Registers (GPRs).............................................................................. 6-8
6.3.2 Integer Exception Register (XER)............................................................................... 6-8
6.4 Registers for Branch Operations...................................................................................... 6-9
6.4.1 Condition Register (CR).............................................................................................. 6-9
6.4.2 Link Register (LR)..................................................................................................... 6-11
6.4.3 Count Register (CTR)................................................................................................ 6-11
6.5 Processor Control Registers........................................................................................... 6-11
6.5.1 Machine State Register (MSR).................................................................................. 6-11
6.5.2 Processor ID Register (PIR) ...................................................................................... 6-13
6.5.3 Processor Version Register (PVR)............................................................................. 6-13
6.5.4 System Version Register (SVR)................................................................................. 6-14
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
x Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
6.6 Timer Registers..............................................................................................................6-14
6.6.1 Timer Control Register (TCR)................................................................................... 6-14
6.6.2 Timer Status Register (TSR)...................................................................................... 6-15
6.6.3 Time Base Registers .................................................................................................. 6-16
6.6.4 Decrementer Register ................................................................................................ 6-16
6.6.5 Decrementer Auto-Reload Register (DECAR)..........................................................6-17
6.7 Interrupt Registers..........................................................................................................6-17
6.7.1 Interrupt Registers Defined by the Embedded and Base Categories......................... 6-17
6.7.1.1 Save/Restore Register 0 (SRR0)............................................................................ 6-17
6.7.1.2 Save/Restore Register 1 (SRR1)............................................................................ 6-17
6.7.1.3 Critical Save/Restore Register 0 (CSRR0)............................................................ 6-17
6.7.1.4 Critical Save/Restore Register 1 (CSRR1)............................................................ 6-18
6.7.1.5 Data Exception Address Register (DEAR)............................................................ 6-18
6.7.1.6 Interrupt Vector Prefix Register (IVPR)................................................................ 6-18
6.7.1.7 Interrupt Vector Offset Registers (IVORn)............................................................6-18
6.7.1.8 Exception Syndrome Register (ESR) .................................................................... 6-19
6.7.2 Additional Interrupt Registers ................................................................................... 6-20
6.7.2.1 Machine Check Save/Restore Register 0 (MCSRR0) ...........................................6-20
6.7.2.2 Machine Check Save/Restore Register 1 (MCSRR1) ...........................................6-20
6.7.2.3 Machine Check Address Register (MCAR/MCARU) .......................................... 6-21
6.7.2.4 Machine Check Syndrome Register (MCSR)........................................................ 6-21
6.8 Software-Use SPRs (SPRG0–SPRG7 and USPRG0) ................................................... 6-22
6.9 Branch Target Buffer (BTB) Registers.......................................................................... 6-23
6.9.1 Branch Buffer Entry Address Register (BBEAR)..................................................... 6-23
6.9.2 Branch Buffer Target Address Register (BBTAR) ....................................................6-23
6.9.3 Branch Unit Control and Status Register (BUCSR)..................................................6-24
6.10 Hardware Implementation-Dependent Registers........................................................... 6-25
6.10.1 Hardware Implementation-Dependent Register 0 (HID0).........................................6-25
6.10.2 Hardware Implementation-Dependent Register 1 (HID1).........................................6-26
6.11 L1 Cache Configuration Registers................................................................................. 6-28
6.11.1 L1 Cache Control and Status Register 0 (L1CSR0) .................................................. 6-28
6.11.2 L1 Cache Control and Status Register 1 (L1CSR1) .................................................. 6-29
6.11.3 L1 Cache Configuration Register 0 (L1CFG0) .........................................................6-30
6.11.4 L1 Cache Configuration Register 1 (L1CFG1) .........................................................6-31
6.12 MMU Registers.............................................................................................................. 6-32
6.12.1 Process ID Registers (PID0–PID2)............................................................................ 6-32
6.12.2 MMU Control and Status Register 0 (MMUCSR0).................................................. 6-32
6.12.3 MMU Configuration Register (MMUCFG) .............................................................. 6-32
6.12.4 TLB Configuration Registers (TLBnCFG)................................................................ 6-33
6.12.4.1 TLB0 Configuration Register 0 (TLB0CFG)........................................................ 6-33
6.12.4.2 TLB1 Configuration Register 1 (TLB1CFG)........................................................ 6-34
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Freescale Semiconductor xi
Contents
Paragraph
Number Title
Page
Number
6.12.5 MMU Assist Registers............................................................................................... 6-35
6.12.5.1 MAS Register 0 (MAS0)....................................................................................... 6-35
6.12.5.2 MAS Register 1 (MAS1)....................................................................................... 6-35
6.12.5.3 MAS Register 2 (MAS2)....................................................................................... 6-36
6.12.5.4 MAS Register 3 (MAS3)....................................................................................... 6-37
6.12.5.5 MAS Register 4 (MAS4)....................................................................................... 6-38
6.12.5.6 MAS Register 6 (MAS6)....................................................................................... 6-38
6.12.5.7 MAS Register 7 (MAS7)....................................................................................... 6-39
6.13 Debug Registers.............................................................................................................6-39
6.13.1 Debug Control Registers (DBCR0–DBCR2)............................................................6-39
6.13.1.1 Debug Control Register 0 (DBCR0)......................................................................6-39
6.13.1.2 Debug Control Register 1 (DBCR1)......................................................................6-41
6.13.1.3 Debug Control Register 2 (DBCR2)......................................................................6-42
6.13.2 Debug Status Register (DBSR).................................................................................. 6-43
6.13.3 Instruction Address Compare Registers (IAC1–IAC2).............................................6-45
6.13.4 Data Address Compare Registers (DAC1–DAC2).................................................... 6-45
6.14 Signal Processing and Embedded Floating-Point Status
and Control Register (SPEFSCR).............................................................................. 6-45
6.14.1 Accumulator (ACC)................................................................................................... 6-47
6.15 Performance Monitor Registers (PMRs) ....................................................................... 6-48
6.15.1 Global Control Register 0 (PMGC0, UPMGC0).......................................................6-49
6.15.2 Local Control A Registers (PMLCa0–PMLCa3, UPMLCa0–UPMLCa3)............... 6-50
6.15.3 Local Control B Registers (PMLCb0–PMLCb3, UPMLCb0–UPMLCb3) ..............6-51
6.15.4 Performance Monitor Counter Registers (PMC0–PMC3, UPMC0–UPMC3).......... 6-52
Chapter 7
L2 Look-Aside Cache/SRAM
7.1 L2 Cache Overview ......................................................................................................... 7-1
7.1.1 L2 Cache and SRAM Features .................................................................................... 7-2
7.2 L2 Cache and SRAM Organization................................................................................. 7-4
7.2.1 Accessing the On-Chip Array as an L2 Cache ............................................................7-5
7.2.2 Accessing the On-Chip Array as an SRAM ................................................................ 7-5
7.2.3 Connection of the On-Chip Memory to the System.................................................... 7-7
7.3 Memory Map/Register Definition ................................................................................... 7-8
7.3.1 L2/SRAM Register Descriptions............................................................................... 7-10
7.3.1.1 L2 Control Register (L2CTL)................................................................................ 7-10
7.3.1.2 L2 Cache External Write Registers ....................................................................... 7-13
7.3.1.2.1 L2 Cache External Write Address Registers 0–3 (L2CEWARn)...................... 7-13
7.3.1.2.2 L2 Cache External Write Address Registers Extended Address 0–3
(L2CEWAREAn)........................................................................................... 7-14
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
xii Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
7.3.1.2.3 L2 Cache External Write Control Registers 0–3 (L2CEWCRn)....................... 7-14
7.3.1.3 L2 Memory-Mapped SRAM Registers ................................................................. 7-15
7.3.1.3.1 L2 Memory-Mapped SRAM Base Address Registers 0–1 (L2SRBARn) ........ 7-16
7.3.1.3.2 L2 Memory-Mapped SRAM Base Address Registers Extended Address 0–1
(L2SRBAREAn)............................................................................................ 7-17
7.3.1.4 L2 Error Registers.................................................................................................. 7-17
7.3.1.4.1 Error Injection Registers.................................................................................... 7-18
7.3.1.4.2 Error Control and Capture Registers ................................................................. 7-20
7.4 External Writes to the L2 Cache (Cache Stashing)........................................................ 7-25
7.4.1 Stash-Only Cache Regions ........................................................................................ 7-26
7.5 L2 Cache Timing ...........................................................................................................7-27
7.6 L2 Cache and SRAM Coherency................................................................................... 7-27
7.6.1 L2 Cache Coherency Rules........................................................................................ 7-28
7.6.2 Memory-Mapped SRAM Coherency Rules .............................................................. 7-29
7.7 L2 Cache Locking.......................................................................................................... 7-29
7.7.1 Locking the Entire L2 Cache..................................................................................... 7-29
7.7.2 Locking Programmed Memory Ranges..................................................................... 7-30
7.7.3 Locking Selected Lines.............................................................................................. 7-30
7.7.4 Clearing Locks on Selected Lines ............................................................................. 7-30
7.7.5 Flash Clearing of Instruction and Data Locks........................................................... 7-31
7.7.6 Locks with Stale Data................................................................................................ 7-31
7.8 PLRU L2 Replacement Policy....................................................................................... 7-31
7.8.1 PLRU Bit Update Considerations.............................................................................. 7-32
7.8.2 Allocation of Lines .................................................................................................... 7-32
7.9 L2 Cache Operation....................................................................................................... 7-33
7.9.1 Initialization...............................................................................................................7-33
7.9.1.1 L2 Cache Initialization .......................................................................................... 7-33
7.9.1.2 Memory-Mapped SRAM Initialization ................................................................. 7-33
7.9.2 Flash Invalidation of the L2 Cache............................................................................ 7-34
7.9.3 Managing Errors ........................................................................................................ 7-34
7.9.3.1 ECC Errors............................................................................................................. 7-34
7.9.3.2 Tag Parity Errors.................................................................................................... 7-34
7.9.4 L2 Cache States ......................................................................................................... 7-34
7.9.5 L2 State Transitions ................................................................................................... 7-35
7.9.6 Error Checking and Correcting (ECC) ...................................................................... 7-39
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Freescale Semiconductor xiii
Contents
Paragraph
Number Title
Page
Number
Part III
Memory, Security, and I/O Interfaces
Chapter 8
e500 Coherency Module
8.1 Introduction......................................................................................................................8-1
8.1.1 Overview......................................................................................................................8-2
8.1.2 Features........................................................................................................................8-2
8.2 Memory Map/Register Definition ................................................................................... 8-3
8.2.1 Register Descriptions................................................................................................... 8-3
8.2.1.1 ECM CCB Address Configuration Register (EEBACR) ........................................ 8-3
8.2.1.2 ECM CCB Port Configuration Register (EEBPCR) ...............................................8-4
8.2.1.3 ECM IP Block Revision Register 1 (EIPBRR1) .....................................................8-5
8.2.1.4 ECM IP Block Revision Register 2 (EIPBRR2) .....................................................8-5
8.2.1.5 ECM Error Detect Register (EEDR) ....................................................................... 8-6
8.2.1.6 ECM Error Enable Register (EEER)....................................................................... 8-7
8.2.1.7 ECM Error Attributes Capture Register (EEATR).................................................. 8-7
8.2.1.8 ECM Error Low Address Capture Register (EELADR) .........................................8-8
8.2.1.9 ECM Error High Address Capture Register (EEHADR) ........................................8-9
8.3 Functional Description..................................................................................................... 8-9
8.3.1 I/O Arbiter....................................................................................................................8-9
8.3.2 CCB Arbiter................................................................................................................. 8-9
8.3.3 Transaction Queue ..................................................................................................... 8-10
8.3.4 Global Data Multiplexor............................................................................................ 8-10
8.3.5 CCB Interface ............................................................................................................8-10
8.4 Initialization/Application Information...........................................................................8-10
Chapter 9
DDR Memory Controller
9.1 Introduction......................................................................................................................9-1
9.2 Features............................................................................................................................9-2
9.2.1 Modes of Operation ..................................................................................................... 9-3
9.3 External Signal Descriptions ........................................................................................... 9-3
9.3.1 Signals Overview......................................................................................................... 9-3
9.3.2 Detailed Signal Descriptions ....................................................................................... 9-5
9.3.2.1 Memory Interface Signals........................................................................................ 9-5
9.3.2.2 Clock Interface Signals............................................................................................ 9-9
9.3.2.3 Debug Signals.......................................................................................................... 9-9
9.4 Memory Map/Register Definition ................................................................................... 9-9
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
xiv Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
9.4.1 Register Descriptions................................................................................................. 9-11
9.4.1.1 Chip Select Memory Bounds (CSn_BNDS).......................................................... 9-11
9.4.1.2 Chip Select Configuration (CSn_CONFIG).......................................................... 9-11
9.4.1.3 DDR SDRAM Timing Configuration 3 (TIMING_CFG_3).................................9-13
9.4.1.4 DDR SDRAM Timing Configuration 0 (TIMING_CFG_0).................................9-14
9.4.1.5 DDR SDRAM Timing Configuration 1 (TIMING_CFG_1).................................9-16
9.4.1.6 DDR SDRAM Timing Configuration 2 (TIMING_CFG_2).................................9-18
9.4.1.7 DDR SDRAM Control Configuration (DDR_SDRAM_CFG)............................. 9-20
9.4.1.8 DDR SDRAM Control Configuration 2 (DDR_SDRAM_CFG_2)......................9-23
9.4.1.9 DDR SDRAM Mode Configuration (DDR_SDRAM_MODE)............................ 9-25
9.4.1.10 DDR SDRAM Mode 2 Configuration (DDR_SDRAM_MODE_2).....................9-26
9.4.1.11 DDR SDRAM Mode Control Register (DDR_SDRAM_MD_CNTL)................. 9-26
9.4.1.12 DDR SDRAM Interval Configuration (DDR_SDRAM_INTERVAL) ................. 9-29
9.4.1.13 DDR SDRAM Data Initialization (DDR_DATA_INIT) .......................................9-29
9.4.1.14 DDR SDRAM Clock Control (DDR_SDRAM_CLK_CNTL).............................9-30
9.4.1.15 DDR Initialization Address (DDR_INIT_ADDR)................................................ 9-30
9.4.1.16 DDR Initialization Enable Extended Address (DDR_INIT_EXT_ADDR).......... 9-31
9.4.1.17 DDR IP Block Revision 1 (DDR_IP_REV1)........................................................9-32
9.4.1.18 DDR IP Block Revision 2 (DDR_IP_REV2)........................................................9-32
9.4.1.19 Memory Data Path Error Injection Mask High (DATA_ERR_INJECT_HI)........ 9-33
9.4.1.20 Memory Data Path Error Injection Mask Low (DATA_ERR_INJECT_LO)........9-33
9.4.1.21 Memory Data Path Error Injection Mask ECC (ERR_INJECT)........................... 9-34
9.4.1.22 Memory Data Path Read Capture High (CAPTURE_DATA_HI)......................... 9-34
9.4.1.23 Memory Data Path Read Capture Low (CAPTURE_DATA_LO)........................ 9-35
9.4.1.24 Memory Data Path Read Capture ECC (CAPTURE_ECC).................................. 9-35
9.4.1.25 Memory Error Detect (ERR_DETECT)................................................................ 9-35
9.4.1.26 Memory Error Disable (ERR_DISABLE)............................................................. 9-36
9.4.1.27 Memory Error Interrupt Enable (ERR_INT_EN).................................................. 9-37
9.4.1.28 Memory Error Attributes Capture (CAPTURE_ATTRIBUTES).......................... 9-38
9.4.1.29 Memory Error Address Capture (CAPTURE_ADDRESS) .................................. 9-39
9.4.1.30 Memory Error Extended Address Capture (CAPTURE_EXT_ADDRESS)......... 9-40
9.4.1.31 Single-Bit ECC Memory Error Management (ERR_SBE) ...................................9-40
9.5 Functional Description................................................................................................... 9-41
9.5.1 DDR SDRAM Interface Operation............................................................................ 9-45
9.5.1.1 Supported DDR SDRAM Organizations...............................................................9-45
9.5.2 DDR SDRAM Address Multiplexing........................................................................ 9-47
9.5.3 JEDEC Standard DDR SDRAM Interface Commands ............................................. 9-52
9.5.4 DDR SDRAM Interface Timing................................................................................ 9-54
9.5.4.1 Clock Distribution ................................................................................................. 9-57
9.5.5 DDR SDRAM Mode-Set Command Timing.............................................................9-58
9.5.6 DDR SDRAM Registered DIMM Mode................................................................... 9-59
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Freescale Semiconductor xv
Contents
Paragraph
Number Title
Page
Number
9.5.7 DDR SDRAM Write Timing Adjustments................................................................ 9-59
9.5.8 DDR SDRAM Refresh .............................................................................................. 9-60
9.5.8.1 DDR SDRAM Refresh Timing.............................................................................. 9-61
9.5.8.2 DDR SDRAM Refresh and Power-Saving Modes................................................ 9-61
9.5.8.2.1 Self-Refresh in Sleep Mode............................................................................... 9-63
9.5.9 DDR Data Beat Ordering........................................................................................... 9-64
9.5.10 Page Mode and Logical Bank Retention ................................................................... 9-64
9.5.11 Error Checking and Correcting (ECC) ...................................................................... 9-65
9.5.12 Error Management..................................................................................................... 9-67
9.6 Initialization/Application Information...........................................................................9-68
9.6.1 Programming Differences Between Memory Types.................................................. 9-69
9.6.2 DDR SDRAM Initialization Sequence...................................................................... 9-72
9.6.3 Using Forced Self-Refresh Mode to Implement a Battery-Backed
RAM System ......................................................................................................... 9-72
9.6.3.1 Hardware Based Self-Refresh................................................................................ 9-72
9.6.3.2 Software Based Self-Refresh................................................................................. 9-73
9.6.3.3 Bypassing Re-initialization During Battery-Backed Operation............................ 9-73
Chapter 10
Programmable Interrupt Controller
10.1 Introduction....................................................................................................................10-1
10.1.1 Overview....................................................................................................................10-1
10.1.2 Features......................................................................................................................10-3
10.1.3 Interrupts to the Processor Core................................................................................. 10-3
10.1.4 Modes of Operation ................................................................................................... 10-4
10.1.4.1 Mixed Mode (GCR[M] = 1) .................................................................................. 10-4
10.1.4.2 Pass-Through Mode (GCR[M] = 0) ...................................................................... 10-5
10.1.5 Interrupt Sources........................................................................................................ 10-5
10.1.5.1 Interrupt Routing—Mixed Mode...........................................................................10-6
10.1.5.2 Internal Interrupt Sources ...................................................................................... 10-6
10.2 External Signal Descriptions ......................................................................................... 10-7
10.2.1 Signal Overview ........................................................................................................ 10-7
10.2.2 Detailed Signal Descriptions ..................................................................................... 10-8
10.3 Memory Map/Register Definition ................................................................................. 10-9
10.3.1 Global Registers....................................................................................................... 10-18
10.3.1.1 Block Revision Register 1 (BRR1)...................................................................... 10-18
10.3.1.2 Block Revision Register 2 (BRR2)...................................................................... 10-19
10.3.1.3 Feature Reporting Register (FRR)....................................................................... 10-19
10.3.1.4 Global Configuration Register (GCR)................................................................. 10-20
10.3.1.5 Vendor Identification Register (VIR) .................................................................. 10-21
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
xvi Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
10.3.1.6 Processor Initialization Register (PIR)................................................................10-21
10.3.1.7 IPI Vector/Priority Registers (IPIVPRn) ............................................................. 10-22
10.3.1.8 Spurious Vector Register (SVR).......................................................................... 10-23
10.3.2 Global Timer Registers............................................................................................ 10-23
10.3.2.1 Timer Frequency Reporting Register (TFRR).....................................................10-23
10.3.2.2 Global Timer Current Count Registers (GTCCRn) ............................................. 10-24
10.3.2.3 Global Timer Base Count Registers (GTBCRn).................................................. 10-24
10.3.2.4 Global Timer Vector/Priority Registers (GTVPRn).............................................10-25
10.3.2.5 Global Timer Destination Registers (GTDRn)....................................................10-26
10.3.2.6 Timer Control Register (TCR)............................................................................. 10-26
10.3.3 External, IRQ_OUT, and Critical Interrupt Summary Registers............................. 10-28
10.3.3.1 External Interrupt Summary Register (ERQSR) .................................................10-28
10.3.3.2 IRQ_OUT Summary Register 0 (IRQSR0)......................................................... 10-29
10.3.3.3 IRQ_OUT Summary Register 1 (IRQSR1)......................................................... 10-30
10.3.3.4 IRQ_OUT Summary Register 2 (IRQSR2)......................................................... 10-30
10.3.3.5 Critical Interrupt Summary Register 0 (CISR0)..................................................10-31
10.3.3.6 Critical Interrupt Summary Register 1 (CISR1)..................................................10-31
10.3.3.7 Critical Interrupt Summary Register 2 (CISR2)..................................................10-32
10.3.4 Performance Monitor Mask Registers (PMMRs)....................................................10-32
10.3.4.1 Performance Monitor n Mask Registers 0 (PMnMR0) .......................................10-32
10.3.4.2 Performance Monitor n Mask Registers 1 (PMnMR1) .......................................10-33
10.3.4.3 Performance Monitor n Mask Registers 2 (PMnMR2) .......................................10-34
10.3.5 Message Registers.................................................................................................... 10-34
10.3.5.1 Message Registers (MSGR0–MSGR3)............................................................... 10-34
10.3.5.2 Message Enable Register (MER)......................................................................... 10-35
10.3.5.3 Message Status Register (MSR) .......................................................................... 10-35
10.3.6 Shared Message Signaled Registers ........................................................................ 10-36
10.3.6.1 Shared Message Signaled Interrupt Registers (MSIRs) ...................................... 10-36
10.3.6.2 Shared Message Signaled Interrupt Status Register (MSISR).............................10-36
10.3.6.3 Shared Message Signaled Interrupt Index Register (MSIIR)..............................10-37
10.3.6.4 Shared Message Signaled Interrupt Vector/Priority Register (MSIVPRn)..........10-38
10.3.6.5 Shared Message Signaled Interrupt Destination Register (MSIDRn)................. 10-38
10.3.7 Interrupt Source Configuration Registers................................................................ 10-39
10.3.7.1 External Interrupt Vector/Priority Registers (EIVPR0–EIVPR11) ..................... 10-39
10.3.7.2 External Interrupt Destination Registers (EIDR0–EIDR11) ...............................10-40
10.3.7.3 Internal Interrupt Vector/Priority Registers (IIVPR0–IIVPR47).........................10-41
10.3.7.4 Internal Interrupt Destination Registers (IIDR0–IIDR47) .................................. 10-42
10.3.7.5 Messaging Interrupt Vector/Priority Registers (MIVPR0–MIVPR3) .................10-43
10.3.7.6 Messaging Interrupt Destination Registers (MIDR0–MIDR3)........................... 10-43
10.3.8 Per-CPU Registers ................................................................................................... 10-44
10.3.8.1 Interprocessor Interrupt Dispatch Registers (IPIDR0–IPIDR3).......................... 10-45
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Freescale Semiconductor xvii
Contents
Paragraph
Number Title
Page
Number
10.3.8.2 Processor Current Task Priority Register (CTPR)...............................................10-46
10.3.8.3 Who Am I Register (WHOAMI)......................................................................... 10-47
10.3.8.4 Processor Interrupt Acknowledge Register (IACK)............................................ 10-47
10.3.8.5 Processor End of Interrupt Register (EOI) ..........................................................10-48
10.4 Functional Description................................................................................................. 10-48
10.4.1 Flow of Interrupt Control......................................................................................... 10-48
10.4.1.1 Interrupt Source Priority...................................................................................... 10-50
10.4.1.2 Processor Current Task Priority........................................................................... 10-50
10.4.1.3 Interrupt Acknowledge........................................................................................ 10-50
10.4.2 Nesting of Interrupts................................................................................................ 10-51
10.4.3 Spurious Vector Generation..................................................................................... 10-51
10.4.4 Messaging Interrupts................................................................................................ 10-51
10.4.5 Shared Message Signaled Interrupts........................................................................ 10-51
10.4.6 PCI Express INTx.................................................................................................... 10-52
10.4.7 Global Timers .......................................................................................................... 10-52
10.4.8 Reset of the PIC....................................................................................................... 10-53
10.5 Initialization/Application Information.........................................................................10-53
10.5.1 Programming Guidelines......................................................................................... 10-53
10.5.1.1 PIC Registers ....................................................................................................... 10-54
10.5.1.2 Changing Interrupt Source Configuration........................................................... 10-55
Chapter 11
I
2
C Interfaces
11.1 Introduction.................................................................................................................... 11-1
11.1.1 Overview.................................................................................................................... 11-2
11.1.2 Features......................................................................................................................11-2
11.1.3 Modes of Operation ................................................................................................... 11-2
11.2 External Signal Descriptions ......................................................................................... 11-3
11.2.1 Signal Overview ........................................................................................................ 11-3
11.2.2 Detailed Signal Descriptions ..................................................................................... 11-3
11.3 Memory Map/Register Definition ................................................................................. 11-4
11.3.1 Register Descriptions................................................................................................. 11-5
11.3.1.1 I
2
C Address Register (I2CADR)........................................................................... 11-6
11.3.1.2 I
2
C Frequency Divider Register (I2CFDR)........................................................... 11-6
11.3.1.3 I
2
C Control Register (I2CCR)............................................................................... 11-7
11.3.1.4 I
2
C Status Register (I2CSR).................................................................................. 11-9
11.3.1.5 I
2
C Data Register (I2CDR).................................................................................. 11-10
11.3.1.6 Digital Filter Sampling Rate Register (I2CDFSRR) ............................................11-11
11.4 Functional Description..................................................................................................11-11
11.4.1 Transaction Protocol.................................................................................................11-11
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
xviii Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
11.4.1.1 START Condition................................................................................................ 11-12
11.4.1.2 Slave Address Transmission................................................................................ 11-12
11.4.1.3 Repeated START Condition ................................................................................ 11-13
11.4.1.4 STOP Condition................................................................................................... 11-13
11.4.1.5 Protocol Implementation Details......................................................................... 11-14
11.4.1.5.1 Transaction Monitoring—Implementation Details.......................................... 11-14
11.4.1.5.2 Control Transfer—Implementation Details..................................................... 11-14
11.4.1.6 Address Compare—Implementation Details....................................................... 11-15
11.4.2 Arbitration Procedure .............................................................................................. 11-15
11.4.2.1 Arbitration Control .............................................................................................. 11-15
11.4.3 Handshaking ............................................................................................................ 11-16
11.4.4 Clock Control........................................................................................................... 11-16
11.4.4.1 Clock Synchronization......................................................................................... 11-16
11.4.4.2 Input Synchronization and Digital Filter ............................................................. 11-16
11.4.4.2.1 Input Signal Synchronization .......................................................................... 11-17
11.4.4.2.2 Filtering of SCL and SDA Lines ..................................................................... 11-17
11.4.4.3 Clock Stretching .................................................................................................. 11-17
11.4.5 Boot Sequencer Mode.............................................................................................. 11-17
11.4.5.1 EEPROM Calling Address .................................................................................. 11-19
11.4.5.2 EEPROM Data Format........................................................................................ 11-19
11.5 Initialization/Application Information......................................................................... 11-21
11.5.1 Initialization Sequence............................................................................................. 11-21
11.5.2 Generation of START .............................................................................................. 11-22
11.5.3 Post-Transfer Software Response............................................................................ 11-22
11.5.4 Generation of STOP................................................................................................. 11-23
11.5.5 Generation of Repeated START .............................................................................. 11-23
11.5.6 Generation of SCL When SDA Low....................................................................... 11-23
11.5.7 Slave Mode Interrupt Service Routine..................................................................... 11-23
11.5.7.1 Slave Transmitter and Received Acknowledge................................................... 11-24
11.5.7.2 Loss of Arbitration and Forcing of Slave Mode.................................................. 11-24
11.5.8 Interrupt Service Routine Flowchart........................................................................ 11-24
Chapter 12
Security Engine (SEC) 2.1
12.1 SEC 2.1 Architecture Overview .................................................................................... 12-2
12.1.1 Descriptors................................................................................................................. 12-4
12.1.2 Execution Units (EUs)............................................................................................... 12-5
12.1.2.1 Public Key Execution Unit (PKEU)...................................................................... 12-5
12.1.2.1.1 Elliptic Curve Operations..................................................................................12-5
12.1.2.1.2 Modular Exponentiation Operations ................................................................. 12-6
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Freescale Semiconductor xix
Contents
Paragraph
Number Title
Page
Number
12.1.2.2 Data Encryption Standard Execution Unit (DEU).................................................12-6
12.1.2.3 ARC Four Execution Unit (AFEU)....................................................................... 12-6
12.1.2.4 Message Digest Execution Unit (MDEU)............................................................. 12-7
12.1.2.5 Random Number Generator (RNG).......................................................................12-7
12.1.2.6 Advanced Encryption Standard Execution Unit (AESU)...................................... 12-7
12.1.2.7 Kasumi Execution Unit (KEU).............................................................................. 12-8
12.1.3 Crypto-Channels........................................................................................................ 12-8
12.1.4 Controller................................................................................................................... 12-9
12.1.4.1 Channel-Controlled Access ................................................................................. 12-10
12.1.4.2 Host-Controlled Access....................................................................................... 12-10
12.2 Configuration of Internal Memory Space.................................................................... 12-10
12.3 Descriptor Overview.................................................................................................... 12-16
12.3.1 Descriptor Structure................................................................................................. 12-16
12.3.2 Descriptor Format: Header Dword.......................................................................... 12-17
12.3.2.1 Selecting Execution Units—EU_SEL0 and EU_SEL1....................................... 12-18
12.3.2.2 Selecting Descriptor Type—DESC_TYPE .........................................................12-19
12.3.3 Descriptor Format: Pointer Dwords......................................................................... 12-20
12.3.4 Link Table Format ................................................................................................... 12-21
12.3.5 Descriptor Types...................................................................................................... 12-24
12.4 Execution Units............................................................................................................ 12-25
12.4.1 Public Key Execution Unit (PKEU)........................................................................ 12-26
12.4.1.1 PKEU Mode Register (PKEUMR)...................................................................... 12-26
12.4.1.2 PKEU Key Size Register (PKEUKSR)............................................................... 12-27
12.4.1.3 PKEU AB Size Register (PKEUABS) ................................................................ 12-28
12.4.1.4 PKEU Data Size Register (PKEUDSR).............................................................. 12-28
12.4.1.5 PKEU Reset Control Register (PKEURCR) .......................................................12-29
12.4.1.6 PKEU Status Register (PKEUSR)....................................................................... 12-29
12.4.1.7 PKEU Interrupt Status Register (PKEUISR)....................................................... 12-30
12.4.1.8 PKEU Interrupt Control Register (PKEUICR).................................................... 12-31
12.4.1.9 PKEU EU Go Register (PKEUEUG).................................................................. 12-32
12.4.1.10 PKEU Parameter Memories ................................................................................ 12-32
12.4.1.10.1 PKEU Parameter Memory A........................................................................... 12-33
12.4.1.10.2 PKEU Parameter Memory B........................................................................... 12-33
12.4.1.10.3 PKEU Parameter Memory E ........................................................................... 12-33
12.4.1.10.4 PKEU Parameter Memory N........................................................................... 12-33
12.4.2 Data Encryption Standard Execution Unit (DEU)...................................................12-33
12.4.2.1 DEU Mode Register (DEUMR) .......................................................................... 12-33
12.4.2.2 DEU Key Size Register (DEUKSR).................................................................... 12-34
12.4.2.3 DEU Data Size Register (DEUDSR)................................................................... 12-35
12.4.2.4 DEU Reset Control Register (DEURCR)............................................................ 12-35
12.4.2.5 DEU Status Register (DEUSR) ........................................................................... 12-36
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
xx Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
12.4.2.6 DEU Interrupt Status Register (DEUISR)........................................................... 12-37
12.4.2.7 DEU Interrupt Control Register (DEUICR)........................................................ 12-39
12.4.2.8 DEU EU Go Register (DEUEUG) ...................................................................... 12-40
12.4.2.9 DEU IV Register (DEUIV) ................................................................................. 12-41
12.4.2.10 DEU Key Registers 1–3 (DEUKn)...................................................................... 12-41
12.4.2.11 DEU FIFOs.......................................................................................................... 12-41
12.4.3 ARC Four Execution Unit (AFEU)......................................................................... 12-41
12.4.3.1 AFEU Mode Register (AFEUMR)...................................................................... 12-42
12.4.3.2 Host-Provided Context via Prevent Permute....................................................... 12-42
12.4.3.2.1 Dump Context.................................................................................................. 12-42
12.4.3.3 AFEU Key Size Register (AFEUKSR)............................................................... 12-43
12.4.3.4 AFEU Context/Data Size Register (AFEUDSR) ................................................12-44
12.4.3.5 AFEU Reset Control Register (AFEURCR) .......................................................12-44
12.4.3.6 AFEU Status Register (AFEUSR)....................................................................... 12-45
12.4.3.7 AFEU Interrupt Status Register (AFEUISR)....................................................... 12-46
12.4.3.8 AFEU Interrupt Control Register (AFEUICR)....................................................12-48
12.4.3.9 AFEU EU Go Register (AFEUEUG).................................................................. 12-49
12.4.3.10 AFEU Context ..................................................................................................... 12-49
12.4.3.10.1 AFEU Context Memory .................................................................................. 12-49
12.4.3.10.2 AFEU Context Memory Pointer Register .......................................................12-50
12.4.3.11 AFEU Key Registers 0–1 (AFEUKn) ................................................................. 12-50
12.4.3.12 AFEU FIFOs........................................................................................................ 12-50
12.4.4 Message Digest Execution Unit (MDEU) ............................................................... 12-50
12.4.4.1 MDEU Mode Register (MDEUMR) ................................................................... 12-50
12.4.4.2 Recommended Settings for MDEU Mode Register ............................................ 12-53
12.4.4.3 MDEU Key Size Register (MDEUKSR) ............................................................ 12-54
12.4.4.4 MDEU Data Size Register (MDEUDSR)............................................................ 12-54
12.4.4.5 MDEU Reset Control Register (MDEURCR).....................................................12-55
12.4.4.6 MDEU Status Register (MDEUSR) .................................................................... 12-55
12.4.4.7 MDEU Interrupt Status Register (MDEUISR)....................................................12-57
12.4.4.8 MDEU Interrupt Control Register (MDEUICR).................................................12-58
12.4.4.9 MDEU ICV Size Register (MDEUICVSR) ........................................................12-59
12.4.4.10 MDEU EU Go Register (MDEUEUG) ............................................................... 12-59
12.4.4.11 MDEU Context Registers.................................................................................... 12-60
12.4.4.12 MDEU Key Registers.......................................................................................... 12-61
12.4.4.13 MDEU FIFOs ...................................................................................................... 12-62
12.4.5 Random Number Generator (RNG).........................................................................12-62
12.4.5.1 RNG Mode Register (RNGMR).......................................................................... 12-63
12.4.5.2 RNG Data Size Register (RNGDSR).................................................................. 12-63
12.4.5.3 RNG Reset Control Register (RNGRCR) ........................................................... 12-63
12.4.5.4 RNG Status Register (RNGSR)........................................................................... 12-64
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660
  • Page 661 661
  • Page 662 662
  • Page 663 663
  • Page 664 664
  • Page 665 665
  • Page 666 666
  • Page 667 667
  • Page 668 668
  • Page 669 669
  • Page 670 670
  • Page 671 671
  • Page 672 672
  • Page 673 673
  • Page 674 674
  • Page 675 675
  • Page 676 676
  • Page 677 677
  • Page 678 678
  • Page 679 679
  • Page 680 680
  • Page 681 681
  • Page 682 682
  • Page 683 683
  • Page 684 684
  • Page 685 685
  • Page 686 686
  • Page 687 687
  • Page 688 688
  • Page 689 689
  • Page 690 690
  • Page 691 691
  • Page 692 692
  • Page 693 693
  • Page 694 694
  • Page 695 695
  • Page 696 696
  • Page 697 697
  • Page 698 698
  • Page 699 699
  • Page 700 700
  • Page 701 701
  • Page 702 702
  • Page 703 703
  • Page 704 704
  • Page 705 705
  • Page 706 706
  • Page 707 707
  • Page 708 708
  • Page 709 709
  • Page 710 710
  • Page 711 711
  • Page 712 712
  • Page 713 713
  • Page 714 714
  • Page 715 715
  • Page 716 716
  • Page 717 717
  • Page 718 718
  • Page 719 719
  • Page 720 720
  • Page 721 721
  • Page 722 722
  • Page 723 723
  • Page 724 724
  • Page 725 725
  • Page 726 726
  • Page 727 727
  • Page 728 728
  • Page 729 729
  • Page 730 730
  • Page 731 731
  • Page 732 732
  • Page 733 733
  • Page 734 734
  • Page 735 735
  • Page 736 736
  • Page 737 737
  • Page 738 738
  • Page 739 739
  • Page 740 740
  • Page 741 741
  • Page 742 742
  • Page 743 743
  • Page 744 744
  • Page 745 745
  • Page 746 746
  • Page 747 747
  • Page 748 748
  • Page 749 749
  • Page 750 750
  • Page 751 751
  • Page 752 752
  • Page 753 753
  • Page 754 754
  • Page 755 755
  • Page 756 756
  • Page 757 757
  • Page 758 758
  • Page 759 759
  • Page 760 760
  • Page 761 761
  • Page 762 762
  • Page 763 763
  • Page 764 764
  • Page 765 765
  • Page 766 766
  • Page 767 767
  • Page 768 768
  • Page 769 769
  • Page 770 770
  • Page 771 771
  • Page 772 772
  • Page 773 773
  • Page 774 774
  • Page 775 775
  • Page 776 776
  • Page 777 777
  • Page 778 778
  • Page 779 779
  • Page 780 780
  • Page 781 781
  • Page 782 782
  • Page 783 783
  • Page 784 784
  • Page 785 785
  • Page 786 786
  • Page 787 787
  • Page 788 788
  • Page 789 789
  • Page 790 790
  • Page 791 791
  • Page 792 792
  • Page 793 793
  • Page 794 794
  • Page 795 795
  • Page 796 796
  • Page 797 797
  • Page 798 798
  • Page 799 799
  • Page 800 800
  • Page 801 801
  • Page 802 802
  • Page 803 803
  • Page 804 804
  • Page 805 805
  • Page 806 806
  • Page 807 807
  • Page 808 808
  • Page 809 809
  • Page 810 810
  • Page 811 811
  • Page 812 812
  • Page 813 813
  • Page 814 814
  • Page 815 815
  • Page 816 816
  • Page 817 817
  • Page 818 818
  • Page 819 819
  • Page 820 820
  • Page 821 821
  • Page 822 822
  • Page 823 823
  • Page 824 824
  • Page 825 825
  • Page 826 826
  • Page 827 827
  • Page 828 828
  • Page 829 829
  • Page 830 830
  • Page 831 831
  • Page 832 832
  • Page 833 833
  • Page 834 834
  • Page 835 835
  • Page 836 836
  • Page 837 837
  • Page 838 838
  • Page 839 839
  • Page 840 840
  • Page 841 841
  • Page 842 842
  • Page 843 843
  • Page 844 844
  • Page 845 845
  • Page 846 846
  • Page 847 847
  • Page 848 848
  • Page 849 849
  • Page 850 850
  • Page 851 851
  • Page 852 852
  • Page 853 853
  • Page 854 854
  • Page 855 855
  • Page 856 856
  • Page 857 857
  • Page 858 858
  • Page 859 859
  • Page 860 860
  • Page 861 861
  • Page 862 862
  • Page 863 863
  • Page 864 864
  • Page 865 865
  • Page 866 866
  • Page 867 867
  • Page 868 868
  • Page 869 869
  • Page 870 870
  • Page 871 871
  • Page 872 872
  • Page 873 873
  • Page 874 874
  • Page 875 875
  • Page 876 876
  • Page 877 877
  • Page 878 878
  • Page 879 879
  • Page 880 880
  • Page 881 881
  • Page 882 882
  • Page 883 883
  • Page 884 884
  • Page 885 885
  • Page 886 886
  • Page 887 887
  • Page 888 888
  • Page 889 889
  • Page 890 890
  • Page 891 891
  • Page 892 892
  • Page 893 893
  • Page 894 894
  • Page 895 895
  • Page 896 896
  • Page 897 897
  • Page 898 898
  • Page 899 899
  • Page 900 900
  • Page 901 901
  • Page 902 902
  • Page 903 903
  • Page 904 904
  • Page 905 905
  • Page 906 906
  • Page 907 907
  • Page 908 908
  • Page 909 909
  • Page 910 910
  • Page 911 911
  • Page 912 912
  • Page 913 913
  • Page 914 914
  • Page 915 915
  • Page 916 916
  • Page 917 917
  • Page 918 918
  • Page 919 919
  • Page 920 920
  • Page 921 921
  • Page 922 922
  • Page 923 923
  • Page 924 924
  • Page 925 925
  • Page 926 926
  • Page 927 927
  • Page 928 928
  • Page 929 929
  • Page 930 930
  • Page 931 931
  • Page 932 932
  • Page 933 933
  • Page 934 934
  • Page 935 935
  • Page 936 936
  • Page 937 937
  • Page 938 938
  • Page 939 939
  • Page 940 940
  • Page 941 941
  • Page 942 942
  • Page 943 943
  • Page 944 944
  • Page 945 945
  • Page 946 946
  • Page 947 947
  • Page 948 948
  • Page 949 949
  • Page 950 950
  • Page 951 951
  • Page 952 952
  • Page 953 953
  • Page 954 954
  • Page 955 955
  • Page 956 956
  • Page 957 957
  • Page 958 958
  • Page 959 959
  • Page 960 960
  • Page 961 961
  • Page 962 962
  • Page 963 963
  • Page 964 964
  • Page 965 965
  • Page 966 966
  • Page 967 967
  • Page 968 968
  • Page 969 969
  • Page 970 970
  • Page 971 971
  • Page 972 972
  • Page 973 973
  • Page 974 974
  • Page 975 975
  • Page 976 976
  • Page 977 977
  • Page 978 978
  • Page 979 979
  • Page 980 980
  • Page 981 981
  • Page 982 982
  • Page 983 983
  • Page 984 984
  • Page 985 985
  • Page 986 986
  • Page 987 987
  • Page 988 988
  • Page 989 989
  • Page 990 990
  • Page 991 991
  • Page 992 992
  • Page 993 993
  • Page 994 994
  • Page 995 995
  • Page 996 996
  • Page 997 997
  • Page 998 998
  • Page 999 999
  • Page 1000 1000
  • Page 1001 1001
  • Page 1002 1002
  • Page 1003 1003
  • Page 1004 1004
  • Page 1005 1005
  • Page 1006 1006
  • Page 1007 1007
  • Page 1008 1008
  • Page 1009 1009
  • Page 1010 1010
  • Page 1011 1011
  • Page 1012 1012
  • Page 1013 1013
  • Page 1014 1014
  • Page 1015 1015
  • Page 1016 1016
  • Page 1017 1017
  • Page 1018 1018
  • Page 1019 1019
  • Page 1020 1020
  • Page 1021 1021
  • Page 1022 1022
  • Page 1023 1023
  • Page 1024 1024
  • Page 1025 1025
  • Page 1026 1026
  • Page 1027 1027
  • Page 1028 1028
  • Page 1029 1029
  • Page 1030 1030
  • Page 1031 1031
  • Page 1032 1032
  • Page 1033 1033
  • Page 1034 1034
  • Page 1035 1035
  • Page 1036 1036
  • Page 1037 1037
  • Page 1038 1038
  • Page 1039 1039
  • Page 1040 1040
  • Page 1041 1041
  • Page 1042 1042
  • Page 1043 1043
  • Page 1044 1044
  • Page 1045 1045
  • Page 1046 1046
  • Page 1047 1047
  • Page 1048 1048
  • Page 1049 1049
  • Page 1050 1050
  • Page 1051 1051
  • Page 1052 1052
  • Page 1053 1053
  • Page 1054 1054
  • Page 1055 1055
  • Page 1056 1056
  • Page 1057 1057
  • Page 1058 1058
  • Page 1059 1059
  • Page 1060 1060
  • Page 1061 1061
  • Page 1062 1062
  • Page 1063 1063
  • Page 1064 1064
  • Page 1065 1065
  • Page 1066 1066
  • Page 1067 1067
  • Page 1068 1068
  • Page 1069 1069
  • Page 1070 1070
  • Page 1071 1071
  • Page 1072 1072
  • Page 1073 1073
  • Page 1074 1074
  • Page 1075 1075
  • Page 1076 1076
  • Page 1077 1077
  • Page 1078 1078
  • Page 1079 1079
  • Page 1080 1080
  • Page 1081 1081
  • Page 1082 1082
  • Page 1083 1083
  • Page 1084 1084
  • Page 1085 1085
  • Page 1086 1086
  • Page 1087 1087
  • Page 1088 1088
  • Page 1089 1089
  • Page 1090 1090
  • Page 1091 1091
  • Page 1092 1092
  • Page 1093 1093
  • Page 1094 1094
  • Page 1095 1095
  • Page 1096 1096
  • Page 1097 1097
  • Page 1098 1098
  • Page 1099 1099
  • Page 1100 1100
  • Page 1101 1101
  • Page 1102 1102
  • Page 1103 1103
  • Page 1104 1104
  • Page 1105 1105
  • Page 1106 1106
  • Page 1107 1107
  • Page 1108 1108
  • Page 1109 1109
  • Page 1110 1110
  • Page 1111 1111
  • Page 1112 1112
  • Page 1113 1113
  • Page 1114 1114
  • Page 1115 1115
  • Page 1116 1116
  • Page 1117 1117
  • Page 1118 1118
  • Page 1119 1119
  • Page 1120 1120
  • Page 1121 1121
  • Page 1122 1122
  • Page 1123 1123
  • Page 1124 1124
  • Page 1125 1125
  • Page 1126 1126
  • Page 1127 1127
  • Page 1128 1128
  • Page 1129 1129
  • Page 1130 1130
  • Page 1131 1131
  • Page 1132 1132
  • Page 1133 1133
  • Page 1134 1134
  • Page 1135 1135
  • Page 1136 1136
  • Page 1137 1137
  • Page 1138 1138
  • Page 1139 1139
  • Page 1140 1140
  • Page 1141 1141
  • Page 1142 1142
  • Page 1143 1143
  • Page 1144 1144
  • Page 1145 1145
  • Page 1146 1146
  • Page 1147 1147
  • Page 1148 1148
  • Page 1149 1149
  • Page 1150 1150
  • Page 1151 1151
  • Page 1152 1152
  • Page 1153 1153
  • Page 1154 1154
  • Page 1155 1155
  • Page 1156 1156
  • Page 1157 1157
  • Page 1158 1158
  • Page 1159 1159
  • Page 1160 1160
  • Page 1161 1161
  • Page 1162 1162
  • Page 1163 1163
  • Page 1164 1164
  • Page 1165 1165
  • Page 1166 1166
  • Page 1167 1167
  • Page 1168 1168
  • Page 1169 1169
  • Page 1170 1170
  • Page 1171 1171
  • Page 1172 1172
  • Page 1173 1173
  • Page 1174 1174
  • Page 1175 1175
  • Page 1176 1176
  • Page 1177 1177
  • Page 1178 1178
  • Page 1179 1179
  • Page 1180 1180
  • Page 1181 1181
  • Page 1182 1182
  • Page 1183 1183
  • Page 1184 1184
  • Page 1185 1185
  • Page 1186 1186
  • Page 1187 1187
  • Page 1188 1188
  • Page 1189 1189
  • Page 1190 1190
  • Page 1191 1191
  • Page 1192 1192
  • Page 1193 1193
  • Page 1194 1194
  • Page 1195 1195
  • Page 1196 1196
  • Page 1197 1197
  • Page 1198 1198
  • Page 1199 1199
  • Page 1200 1200
  • Page 1201 1201
  • Page 1202 1202
  • Page 1203 1203
  • Page 1204 1204
  • Page 1205 1205
  • Page 1206 1206
  • Page 1207 1207
  • Page 1208 1208
  • Page 1209 1209
  • Page 1210 1210
  • Page 1211 1211
  • Page 1212 1212
  • Page 1213 1213
  • Page 1214 1214
  • Page 1215 1215
  • Page 1216 1216
  • Page 1217 1217
  • Page 1218 1218
  • Page 1219 1219
  • Page 1220 1220
  • Page 1221 1221
  • Page 1222 1222
  • Page 1223 1223
  • Page 1224 1224
  • Page 1225 1225
  • Page 1226 1226
  • Page 1227 1227
  • Page 1228 1228
  • Page 1229 1229
  • Page 1230 1230
  • Page 1231 1231
  • Page 1232 1232
  • Page 1233 1233
  • Page 1234 1234
  • Page 1235 1235
  • Page 1236 1236
  • Page 1237 1237
  • Page 1238 1238
  • Page 1239 1239
  • Page 1240 1240
  • Page 1241 1241
  • Page 1242 1242
  • Page 1243 1243
  • Page 1244 1244
  • Page 1245 1245
  • Page 1246 1246
  • Page 1247 1247
  • Page 1248 1248
  • Page 1249 1249
  • Page 1250 1250
  • Page 1251 1251
  • Page 1252 1252
  • Page 1253 1253
  • Page 1254 1254
  • Page 1255 1255
  • Page 1256 1256
  • Page 1257 1257
  • Page 1258 1258
  • Page 1259 1259
  • Page 1260 1260
  • Page 1261 1261
  • Page 1262 1262
  • Page 1263 1263
  • Page 1264 1264
  • Page 1265 1265
  • Page 1266 1266
  • Page 1267 1267
  • Page 1268 1268
  • Page 1269 1269
  • Page 1270 1270
  • Page 1271 1271
  • Page 1272 1272
  • Page 1273 1273
  • Page 1274 1274
  • Page 1275 1275
  • Page 1276 1276
  • Page 1277 1277
  • Page 1278 1278
  • Page 1279 1279
  • Page 1280 1280
  • Page 1281 1281
  • Page 1282 1282
  • Page 1283 1283
  • Page 1284 1284
  • Page 1285 1285
  • Page 1286 1286
  • Page 1287 1287
  • Page 1288 1288
  • Page 1289 1289
  • Page 1290 1290
  • Page 1291 1291
  • Page 1292 1292
  • Page 1293 1293
  • Page 1294 1294
  • Page 1295 1295
  • Page 1296 1296
  • Page 1297 1297
  • Page 1298 1298
  • Page 1299 1299
  • Page 1300 1300
  • Page 1301 1301
  • Page 1302 1302
  • Page 1303 1303
  • Page 1304 1304
  • Page 1305 1305
  • Page 1306 1306
  • Page 1307 1307
  • Page 1308 1308
  • Page 1309 1309
  • Page 1310 1310
  • Page 1311 1311
  • Page 1312 1312
  • Page 1313 1313
  • Page 1314 1314
  • Page 1315 1315
  • Page 1316 1316
  • Page 1317 1317
  • Page 1318 1318
  • Page 1319 1319
  • Page 1320 1320
  • Page 1321 1321
  • Page 1322 1322
  • Page 1323 1323
  • Page 1324 1324
  • Page 1325 1325
  • Page 1326 1326
  • Page 1327 1327
  • Page 1328 1328
  • Page 1329 1329
  • Page 1330 1330
  • Page 1331 1331
  • Page 1332 1332
  • Page 1333 1333
  • Page 1334 1334
  • Page 1335 1335
  • Page 1336 1336
  • Page 1337 1337
  • Page 1338 1338
  • Page 1339 1339
  • Page 1340 1340

NXP MPC8544E Reference guide

Type
Reference guide

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI