101 Innovation Drive
San Jose, CA 95134
www.altera.com
MNL-01075-1.3
Reference Manual
Cyclone V E FPGA Development Board
Feedback Subscribe
Cyclone V E FPGA Development Board Reference Manual
© 2017 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its
semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and
services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service
described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying
on any published information and before placing orders for products or services.
January 2017 Altera Corporation Cyclone V E FPGA Development Board
Reference Manual
ISO
9001:2008
Registered
January 2017 Altera Corporation Cyclone V E FPGA Development Board
Reference Manual
Contents
Chapter 1. Overview
General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–1
Board Component Blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–2
Development Board Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–4
Handling the Board . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–4
Chapter 2. Board Components
Board Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–2
Featured Device: Cyclone V E FPGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–4
I/O Resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–5
MAX V CPLD 5M2210 System Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–5
FPGA Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–10
FPGA Programming over Embedded USB-Blaster II . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–10
FPGA Programming from Flash Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–13
FPGA Programming over External USB-Blaster . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–14
FPGA Programming using EPCQ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–15
Status Elements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–15
Setup Elements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–16
Board Settings DIP Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–17
JTAG Chain Control DIP Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–17
CPU Reset Push Button . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–17
MAX V Reset Push Button . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–18
Program Configuration Push Button . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–18
Program Select Push Button . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–18
Clock Circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–18
On-Board Oscillators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–18
Off-Board Clock Input/Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–20
General User Input/Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–20
User-Defined Push Buttons . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–20
User-Defined DIP Switch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–21
User-Defined LEDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–21
General LEDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–21
HSMC LEDs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–22
Character LCD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–22
Debug Header . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–23
Components and Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–24
10/100/1000 Ethernet . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–24
HSMC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–27
RS-232 Serial UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–30
USB-UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–31
Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–32
DDR3 SDRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–32
LPDDR2 SDRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–35
EEPROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–37
Synchronous SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–38
Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–39
Power Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–41
Power Distribution System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–42
iv ContentsContents
Cyclone V E FPGA Development Board January 2017 Altera Corporation
Reference Manual
Power Measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2–43
Chapter 3. Board Components Reference
Board Components . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–1
Statement of China-RoHS Compliance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–2
CE EMI Conformity Caution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3–2
Additional Information
Board Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Info–1
Document Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Info–1
How to Contact Altera . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Info–1
Typographic Conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Info–2
January 2017 Altera Corporation Cyclone V E FPGA Development Board
Reference Manual
1. Overview
This document describes the hardware features of the Cyclone
®
V E FPGA
development board, including the detailed pin-out and component reference
information required to create custom FPGA designs that interface with all
components of the board.
General Description
The Cyclone V E FPGA development board provides a hardware platform for
developing and prototyping low-power, high-performance, and logic-intensive
designs using Altera’s Cyclone V E FPGA. The board provides a wide range of
peripherals and memory interfaces to facilitate the development of Cyclone V E
FPGA designs.
One high-speed mezzanine card (HSMC) connector is available to add additional
functionality via a variety of HSMCs available from Altera
®
and various partners.
f To see a list of the latest HSMCs available or to download a copy of the HSMC
specification, refer to the Development Board Daughtercards page of the Altera
website.
Design advancements and innovations, such as partial reconfiguration, ensure that
designs implemented in the Cyclone V E FPGAs operate faster, with lower power,
and have a faster time to market than previous FPGA families.
f For more information on the following topics, refer to the respective documents:
■ Cyclone V device family, refer to the Cyclone V Device Handbook.
■ HSMC Specification, refer to the High Speed Mezzanine Card (HSMC) Specification.
1–2 Chapter 1: Overview
Board Component Blocks
Cyclone V E FPGA Development Board January 2017 Altera Corporation
Reference Manual
Board Component Blocks
The development board features the following major component blocks:
■ One Cyclone V E FPGA (5CEFA7F31I7N) in a 896-pin FineLine BGA (FBGA)
package
■ 149,500 LEs
■ 56,480 adaptive logic modules (ALMs)
■ 6,860 Kbit (Kb) M10K and 836 Kb MLAB memory
■ Seven fractional phase locked loops (PLLs)
■ 312 18x18-bit multipliers
■ 480 general purpose input/output (GPIO)
■ 1.1-V core voltage
■ FPGA configuration circuitry
■ Active Serial (AS) x1 or AS x4 configuration (EPCQ256SI16N)
■ MAX
®
V CPLD (5M2210ZF256I5N) in a 256-pin FBGA package as the System
Controller
■ Flash fast passive parallel (FPP) configuration
■ MAX II CPLD (EPM240M100I5N) in a 100-pin FBGA package as part of the
embedded USB-Blaster
TM
II for use with the Quartus
®
II Programmer
■ Clocking circuitry
■ Programmable clock generator for the FPGA reference clock input
■ 50-MHz single-ended oscillator for the FPGA and MAX V CPLD clock input
■ 100-MHz single-ended oscillator for the MAX V CPLD configuration clock
input
■ SMA input (LVDS)
■ Memory
■ Two 256-Mbyte (MB) DDR3 SDRAM devices with a 16-bit data bus
■ One 18-Mbit (Mb) SSRAM
■ One 512-Mb synchronous flash
■ One 512-MB LPDDR2 SDRAM with a 32-bit data bus (only 16-bit data bus is
used on this board)
■ One 64-Kb I
2
C serial electrically erasable PROM (EEPROM)
Chapter 1: Overview 1–3
Board Component Blocks
January 2017 Altera Corporation Cyclone V E FPGA Development Board
Reference Manual
■ General user input/output
■ LEDs and displays
■ Four user LEDs
■ One configuration load LED
■ One configuration done LED
■ One error LED
■ Three configuration select LEDs
■ Four embedded USB-Blaster II status LEDs
■ Three HSMC interface LEDs
■ Ten Ethernet LEDs
■ Two UART data transmit and receive LEDs
■ Two USB-UART interface TX / RX LEDs
■ One power on LED
■ One two-line character LCD display
■ Push buttons
■ One CPU reset push button
■ One MAX V reset push button
■ One program select push button
■ One program configuration push button
■ Four general user push buttons
■ DIP switches
■ Four MAX V CPLD System Controller control switches
■ Two JTAG chain control DIP switches
■ One fan control DIP switch
■ Four general user DIP switches
■ Power supply
■ 14–20-V (laptop) DC input
■ Mechanical
■ 6.5" x 4.5" size board
1–4 Chapter 1: Overview
Development Board Block Diagram
Cyclone V E FPGA Development Board January 2017 Altera Corporation
Reference Manual
Development Board Block Diagram
Figure 1–1 shows a block diagram of the Cyclone V E FPGA development board.
Handling the Board
When handling the board, it is important to observe the following static discharge
precaution:
c Without proper anti-static handling, the board can be damaged. Therefore, use
anti-static handling precautions when touching the board.
Figure 1–1. Cyclone V E FPGA Development Board Block Diagram
5CEFA7F31I7N
N
Data x 16
Addr x 25
Control x 23
2.5V
JTAG Chain
LEDs
Clock In
125 M, 50 M
Clock In
100 M, 50 M
Debug
Header
DSUB 9-pin
Connector
x5
x1
x2
EPCQ
5M2210ZF256I5N
CLKIN x3
CLKOUT x3
LVDS/Single-Ended
Type-A USB
Connector
x80
2.5 V
x31
2.5 V
x6
2.5 V
x4
2.5 V
x4
2.5 V
x16 2.5 V
x16 1.5 V
x16 HSUL 1.2
x22
RGMII
2.5 V
x19 USB
Interface 2.5 V
x32
SSTL - 15
x11
2.5 V
x4
3.3 V
x2
3.3 V
USB-to-
UART
LCD
Character
32 Kb
UART
32 Kb
EEPROM
SMA
Clock Out
18 Mb
SSRAM
512 Mb
Flash
Clock Enable
Fan
Connector
AS x1,x4
FPP x16
Configuration
Buttons &
Switches
2 x 256 MB
DDR3
EPM570GM100I5N
Embedded
USB-Blaster II
2 x RJ-45
LAN
Connector
USB CLK to
Cyclone V
and MAX V
Cypress
USB 2.0
Controller
Type-B
USB
Connector
512 MB
LPDDR2
2x Gigabit
Ethernet PHY
January 2017 Altera Corporation Cyclone V E FPGA Development Board
Reference Manual
2. Board Components
This chapter introduces the major components on the Cyclone V E FPGA
development board. Figure 2–1 illustrates the component locations and Table 2–1
provides a brief description of all component features of the board.
1 A complete set of schematics, a physical layout database, and GERBER files for the
development board reside in the Cyclone V E FPGA development kit documents
directory.
f For information about powering up the board and installing the demonstration
software, refer to the Cyclone V E FPGA Development Kit User Guide.
This chapter consists of the following sections:
■ “Board Overview”
■ “Featured Device: Cyclone V E FPGA” on page 2–4
■ “MAX V CPLD 5M2210 System Controller” on page 2–5
■ “FPGA Configuration” on page 2–10
■ “Clock Circuitry” on page 2–18
■ “General User Input/Output” on page 2–20
■ “Components and Interfaces” on page 2–24
■ “Memory” on page 2–32
■ “Power Supply” on page 2–41
2–2 Chapter 2: Board Components
Board Overview
Cyclone V E FPGA Development Board January 2017 Altera Corporation
Reference Manual
Board Overview
This section provides an overview of the Cyclone V E FPGA development board,
including an annotated board image and component descriptions. Figure 2–1 shows
an overview of the board features.
Table 2–1 describes the components and lists their corresponding board references.
Figure 2–1. Overview of the Cyclone V E FPGA Development Board Features
Clock Input SMA
Connectors
(J2, J3)
General User
Push Buttons
(S5-S8)
Flash x16 Memory (U10)
LPDDR2 x16
Memory (U9)
Serial UART
Connector
(J12)
DDR3 x32
Memory
(U7, U8)
DC Input
Jack (J17)
Character
LCD (J14)
CPU Reset,
MAX V Reset
Push Buttons
(S3, S4)
Power Switch
(SW5)
User
DIP Switch
(SW3)
MAX V CPLD
EPM2210 System
Controller (U13)
Clock Output
SMA Connector
(J4)
HSMC Port
(J1)
Configuration Done,
Load, and Error
LEDs (D17-D19)
Program Config,
Program Select
Push Buttons
(S1, S2)
Program Select
LEDs (D25-D27)
USB Type-B
Connector
(J10)
USB-UART
Connector (J13)
SSRAM x16 Memory (U11)
Debug Headers (J15, J16)
Gigabit
Ethernet
Port (J11)
JTAG Chain
Header
(J4)
Cyclone V E FPGA (U1)
Table 2–1. Board Components (Part 1 of 3)
Board Reference Type Description
Featured Devices
U1 FPGA Cyclone V E FPGA, 5CEFA7F31I7N, 896-pin FBGA.
U13 CPLD MAX V CPLD, 5M2210ZF256I5N, 256-pin FBGA.
Configuration, Status, and Setup Elements
J4 JTAG chain header
Provides access to the JTAG chain and disables the embedded
USB-Blaster II when using an external USB-Blaster cable.
SW2 JTAG chain control DIP switch Remove or include devices in the active JTAG chain.
J10 USB type-B connector
USB interface for FPGA programming and debugging through the
embedded USB-Blaster II JTAG via a type-B USB cable.
Chapter 2: Board Components 2–3
Board Overview
January 2017 Altera Corporation Cyclone V E FPGA Development Board
Reference Manual
SW3 Board settings DIP switch
Controls the MAX V CPLD 5M2210 System Controller functions such
as clock enable, SMA clock input control, and which image to load
from flash memory at power-up.
SW1 MSEL DIP switch
Controls the configuration scheme on the board. MSEL pins 0, 1, 2 and
4 connects to the DIP switch while MSEL pin 3 connects to ground.
S2 Program select push button
Toggles the program select LEDs, which selects the program image
that loads from flash memory to the FPGA.
S1
Program configuration push
button
Load image from flash memory to the FGPA based on the settings of
the program select LEDs.
D19 Configuration done LED Illuminates when the FPGA is configured.
D18 Load LED
Illuminates when the MAX V CPLD 5M2210 System Controller is
actively configuring the FPGA.
D17 Error LED Illuminates when the FPGA configuration from flash memory fails.
D35 Power LED Illuminates when 5.0-V power is present.
D25~D27 Program select LEDs
Illuminates to show the LED sequence that determines which flash
memory image loads to the FPGA when you press the program select
push button. Refer to Table 2–6 for the LED settings.
D1~D10 Ethernet LEDs
Illuminates to show the connection speed as well as transmit or
receive activity.
D20, D21 HSMC port LEDs You can configure these LEDs to indicate transmit or receive activity.
D22 HSMC port present LED Illuminates when a daughter card is plugged into the HSMC port.
D15, D16 USB-UART LEDs Illuminates when the USB-UART transmitter and receiver are in use.
D23, D24 Serial UART LEDs Illuminates when UART transmitter and receiver are in use.
Clock Circuitry
X1 Programmable oscillator
Programmable oscillator with default frequencies of 125 MHz. The
frequency is programmable using the clock control GUI running on the
MAX V CPLD 5M2210 System Controller.
U4 50-MHz oscillator 50.000-MHz crystal oscillator for general purpose logic.
X3 100-MHz oscillator
100.000-MHz crystal oscillator for the MAX V CPLD 5M2210 System
Controller.
J2, J3 Clock input SMA connectors Drive LVDS-compatible clock inputs into the clock multiplexer buffer.
J4 Clock output SMA connector Drive out 2.5-V CMOS clock output from the FPGA.
General User Input/Output
D28~D31 User LEDs Four user LEDs. Illuminates when driven low.
SW3 User DIP switch Quad user DIP switches. When the switch is ON, a logic 0 is selected.
S4 CPU reset push button Reset the FPGA logic.
S3 MAX V reset push button Reset the MAX V CPLD 5M2210 System Controller.
S5~S8 General user push buttons Four user push buttons. Driven low when pressed.
Memory Devices
U7, U8 DDR3 x32 memory Two 256-MB DDR3 SDRAM with a 16-bit data bus.
U9 LPDDR2 x 16 memory
512-MB LPDDR 2 SDRAM with 32-bit bus, only 16-bit bus is used on
this board.
Table 2–1. Board Components (Part 2 of 3)
Board Reference Type Description
2–4 Chapter 2: Board Components
Featured Device: Cyclone V E FPGA
Cyclone V E FPGA Development Board January 2017 Altera Corporation
Reference Manual
Featured Device: Cyclone V E FPGA
The Cyclone V E FPGA development board features a Cyclone V E FPGA
5CEFA7F31I7N device (U1) in a 896-pin FBGA package.
f For more information about Cyclone V device family, refer to the Cyclone V Device
Handbook.
Table 2–2 describes the features of the Cyclone V E FPGA 5CEFA7F31I7N device.
U10 Flash x16 memory
512-Mb synchronous flash devices with a 16-bit data bus for
non-volatile memory.
U11 SSRAM x16 memory
18-Mb standard synchronous RAM with a 12-bit data bus and 4-bit
parity.
U12 EEPROM 64-Mb I
2
C serial EEPROM.
Communication Ports
J1 HSMC port Provides 84 CMOS or 17 LVDS channels per HSMC specification.
J11 Gigabit Ethernet port
RJ-45 connector which provides a 10/100/1000 Ethernet connection
via a Marvell 88E1111 PHY and the FPGA-based Altera Triple Speed
Ethernet MegaCore function in RGMII mode.
J12 Serial UART port
DSUB 9-pin connector with RS-232 transceiver to implement RS-232
serial UART channel.
J13 USB-UART port USB connector with USB-to-UART bridge for serial UART interface.
J15, J16 Debug headers Two 2×8 headers for debug purposes.
Video and Display Ports
J14 Character LCD
Connector that interfaces to a provided 16 character × 2 line LCD
module along with two standoffs.
Power Supply
J17 DC input jack Accepts a 14–20-V DC power supply.
SW5 Power switch
Switch to power on or off the board when power is supplied from the
DC input jack.
Table 2–1. Board Components (Part 3 of 3)
Board Reference Type Description
Table 2–2. Cyclone V E FPGA Features
ALMs Equivalent LEs M10K RAM Blocks
Total RAM
(Kbits)
18-bit × 18-bit
Multipliers
PLLs Package Type
56,480 149,500 6,860 836 312 7 896-pin FBGA
Chapter 2: Board Components 2–5
MAX V CPLD 5M2210 System Controller
January 2017 Altera Corporation Cyclone V E FPGA Development Board
Reference Manual
I/O Resources
The Cyclone V E FPGA 5CEFA7F31I7N device has total of 480 user I/Os. Table 2–3
lists the Cyclone V E FPGA I/O pin count and usage by function on the board.
MAX V CPLD 5M2210 System Controller
The board utilizes the 5M2210 System Controller, an Altera MAX V CPLD, for the
following purposes:
■ FPGA configuration from flash
■ Power measurement
■ Control and status registers for remote system update
Table 2–3. Cyclone V E FPGA I/O Pin Count
Function I/O Standard I/O Count Special Pins
DDR3 1.5-V SSTL 71 One differential x4 DQS pin
LPDDR2 1.2-V HSUL 37 One differential x2 DQS pin
Flash, SSRAM, EEPROM, and MAX V
FSM bus
2.5-V CMOS, 3.3-V LVCMOS 69 —
HSMC port 2.5-V CMOS + LVDS 79 17 LVDS, I
2
C
Gigabit Ethernet port 2.5-V CMOS 42 —
Embedded USB-Blaster II 2.5-V CMOS 20 —
Debug Header 1.5-V, 2.5-V 20 —
UART 3.3-V LVTTL 4 —
USB-UART 2.5-V CMOS 12 —
Push buttons 2.5-V CMOS 5 One
DEV_CLRn
pin
DIP switches 2.5-V CMOS 4 —
Character LCD 2.5-V CMOS 11 —
LEDs 2.5-V CMOS 9 —
Clock or Oscillators 2.5-V CMOS + LVDS 12 One clock out pin
Total I/O Used: 395
2–6 Chapter 2: Board Components
MAX V CPLD 5M2210 System Controller
Cyclone V E FPGA Development Board January 2017 Altera Corporation
Reference Manual
Figure 2–2 illustrates the MAX V CPLD 5M2210 System Controller's functionality and
external circuit connections as a block diagram.
Table 2–4 lists the I/O signals present on the MAX V CPLD 5M2210 System
Controller. The signal names and functions are relative to the MAX V device.
f You can download an example design with pin locations and assignments completed
according to the following table from the Altera Design Store. In the Cyclone V E
FPGA Development Kit, under Design Examples, click Cyclone V E FPGA
Development Kit Baseline Pinout.
Figure 2–2. MAX V CPLD 5M2210 System Controller Block Diagram
Information
Register
Embedded
USB-Blaster II
Si570
Controller
SLD-HUB
PFL
FSM Bus
MAX V CPLD System Controller
Power
Measurement
Results
Virtual-JTAG
PC
FPGA
LTC2418
Controller
Flash
Decoder
Encoder
GPIO
JTAG Control
SSRAM
Control
Register
Si570
Programmable
Oscillator
Table 2–4. MAX V CPLD 5M2210 System Controller Device Pin-Out (Part 1 of 5)
Board
Reference (U13)
Schematic Signal Name I/O Standard Description
N4
5M2210_JTAG_TMS
3.3-V MAX V JTAG TMS
E9
CLK50_EN
2.5-V 50 MHz oscillator enable
H12
CLK_CONFIG
2.5-V 100 MHz configuration clock input
A15
CLK_ENABLE
2.5-V DIP switch for clock oscillator enable
A13
CLK_SEL
2.5-V DIP switch for clock select—SMA or oscillator
J12
CLKIN_50_MAXV
2.5-V 50 MHz clock input
D9
CLOCK_SCL
2.5-V Programmable oscillator I
2
C clock
C9
CLOCK_SDA
2.5-V Programmable oscillator I
2
C data
D10
CPU_RESETN
2.5-V FPGA reset push button
P12
EXTRA_SIG0
2.5-V Embedded USB-Blaster II interface. Reserved for future use
T13
EXTRA_SIG1
2.5-V Embedded USB-Blaster II interface. Reserved for future use
T15
EXTRA_SIG2
2.5-V Embedded USB-Blaster II interface. Reserved for future use
A2
FACTORY_LOAD
2.5-V DIP switch to load factory or user design at power-up
Chapter 2: Board Components 2–7
MAX V CPLD 5M2210 System Controller
January 2017 Altera Corporation Cyclone V E FPGA Development Board
Reference Manual
R14
FACTORY_REQUEST
2.5-V
Embedded USB-Blaster II request to send FACTORY
command
N12
FACTORY_STATUS
2.5-V Embedded USB-Blaster II FACTORY command status
C8
FAN_FORCE_ON
2.5-V DIP switch to on or off the fan
N7
FLASH_ADVN
2.5-V FSM bus flash memory address valid
R5
FLASH_CEN
2.5-V FSM bus flash memory chip enable
R6
FLASH_CLK
2.5-V FSM bus flash memory clock
M6
FLASH_OEN
2.5-V FSM bus flash memory output enable
T5
FLASH_RDYBSYN
2.5-V FSM bus flash memory ready
P7
FLASH_RESETN
2.5-V FSM bus flash memory reset
N6
FLASH_WEN
2.5-V FSM bus flash memory write enable
K1
FPGA_CONF_DONE
3.3-V FPGA configuration done LED
D3
FPGA_CONFIG_D0
3.3-V FPGA configuration data
C2
FPGA_CONFIG_D1
3.3-V FPGA configuration data
C3
FPGA_CONFIG_D2
3.3-V FPGA configuration data
E3
FPGA_CONFIG_D3
3.3-V FPGA configuration data
D2
FPGA_CONFIG_D4
3.3-V FPGA configuration data
E4
FPGA_CONFIG_D5
3.3-V FPGA configuration data
D1
FPGA_CONFIG_D6
3.3-V FPGA configuration data
E5
FPGA_CONFIG_D7
3.3-V FPGA configuration data
F3
FPGA_CONFIG_D8
3.3-V FPGA configuration data
E1
FPGA_CONFIG_D9
3.3-V FPGA configuration data
F4
FPGA_CONFIG_D10
3.3-V FPGA configuration data
F2
FPGA_CONFIG_D11
3.3-V FPGA configuration data
F1
FPGA_CONFIG_D12
3.3-V FPGA configuration data
F6
FPGA_CONFIG_D13
3.3-V FPGA configuration data
G2
FPGA_CONFIG_D14
3.3-V FPGA configuration data
G3
FPGA_CONFIG_D15
3.3-V FPGA configuration data
K4
FPGA_MAX_DCLK
3.3-V FPGA configuration clock
J3
FPGA_DCLK
3.3-V FPGA configuration clock
N1
FPGA_NCONFIG
3.3-V FPGA configuration active
J4
FPGA_NSTATUS
3.3-V FPGA configuration ready
H1
FPGA_PR_DONE
3.3-V FPGA partial reconfiguration done
P2
FPGA_PR_ERROR
3.3-V FPGA partial reconfiguration error
E2
FPGA_PR_READY
3.3-V FPGA partial reconfiguration ready
F5
FPGA_PR_REQUEST
3.3-V FPGA partial reconfiguration request
L5
FPGA_MAX_NCS
3.3-V FPGA configuration chip select
E14
FSM_A1
2.5-V FSM address bus
C14
FSM_A2
2.5-V FSM address bus
Table 2–4. MAX V CPLD 5M2210 System Controller Device Pin-Out (Part 2 of 5)
Board
Reference (U13)
Schematic Signal Name I/O Standard Description
2–8 Chapter 2: Board Components
MAX V CPLD 5M2210 System Controller
Cyclone V E FPGA Development Board January 2017 Altera Corporation
Reference Manual
C15
FSM_A3
2.5-V FSM address bus
E13
FSM_A4
2.5-V FSM address bus
E12
FSM_A5
2.5-V FSM address bus
D15
FSM_A6
2.5-V FSM address bus
F14
FSM_A7
2.5-V FSM address bus
D16
FSM_A8
2.5-V FSM address bus
F13
FSM_A9
2.5-V FSM address bus
E15
FSM_A10
2.5-V FSM address bus
E16
FSM_A11
2.5-V FSM address bus
F15
FSM_A12
2.5-V FSM address bus
G14
FSM_A13
2.5-V FSM address bus
F16
FSM_A14
2.5-V FSM address bus
G13
FSM_A15
2.5-V FSM address bus
G15
FSM_A16
2.5-V FSM address bus
G12
FSM_A17
2.5-V FSM address bus
G16
FSM_A18
2.5-V FSM address bus
H14
FSM_A19
2.5-V FSM address bus
H20
FSM_A20
2.5-V FSM address bus
H13
FSM_A21
2.5-V FSM address bus
H16
FSM_A22
2.5-V FSM address bus
J13
FSM_A23
2.5-V FSM address bus
J16
FSM_A24
2.5-V FSM address bus
T2
FSM_A25
2.5-V FSM address bus
P5
FSM_A26
2.5-V FSM address bus
J14
FSM_D0
2.5-V FSM data bus
J15
FSM_D1
2.5-V FSM data bus
K16
FSM_D2
2.5-V FSM data bus
K13
FSM_D3
2.5-V FSM data bus
K15
FSM_D4
2.5-V FSM data bus
K14
FSM_D5
2.5-V FSM data bus
L16
FSM_D6
2.5-V FSM data bus
L11
FSM_D7
2.5-V FSM data bus
L15
FSM_D8
2.5-V FSM data bus
L12
FSM_D9
2.5-V FSM data bus
M16
FSM_D10
2.5-V FSM data bus
L13
FSM_D11
2.5-V FSM data bus
M15
FSM_D12
2.5-V FSM data bus
L14
FSM_D13
2.5-V FSM data bus
N16
FSM_D14
2.5-V FSM data bus
Table 2–4. MAX V CPLD 5M2210 System Controller Device Pin-Out (Part 3 of 5)
Board
Reference (U13)
Schematic Signal Name I/O Standard Description
Chapter 2: Board Components 2–9
MAX V CPLD 5M2210 System Controller
January 2017 Altera Corporation Cyclone V E FPGA Development Board
Reference Manual
M13
FSM_D15
2.5-V FSM data bus
B8
HSMA_PRSNTN
2.5-V HSMC port present
L6
JTAG_5M2210_TDI
3.3-V MAX V CPLD JTAG chain data in
M5
JTAG_5M2210_TDO
3.3-V MAX V CPLD JTAG chain data out
P3
JTAG_TCK
3.3-V JTAG chain clock
P11
M570_CLOCK
2.5-V
25-MHz clock to embedded USB-Blaster II for sending
FACTORY command
M1
M570_JTAG_EN
3.3-V Low signal to disable the embedded USB-Blaster II
P10
MAX5_BEN0
2.5-V FSM bus MAX V byte enable 0
R11
MAX5_BEN1
2.5-V FSM bus MAX V byte enable 1
T12
MAX5_BEN2
2.5-V FSM bus MAX V byte enable 2
N11
MAX5_BEN3
2.5-V FSM bus MAX V byte enable 3
T11
MAX5_CLK
2.5-V FSM bus MAX V clock
R10
MAX5_CSN
2.5-V FSM bus MAX V chip select
M10
MAX5_OEN
2.5-V FSM bus MAX V output enable
N10
MAX5_WEN
2.5-V FSM bus MAX V write enable
E11
MAX_CONF_DONEN
2.5-V Embedded USB-Blaster II configuration done LED
A4
MAX_ERROR
2.5-V FPGA configuration error LED
A6
MAX_LOAD
2.5-V FPGA configuration active LED
M9
MAX_RESETN
2.5-V MAX V reset push button
B7
OVERTEMP
2.5-V Temperature monitor fan enable
D12
PGM_CONFIG
2.5-V Load the flash memory image identified by the PGM LEDs
B14
PGM_LED0
2.5-V Flash memory PGM select indicator 0
C13
PGM_LED1
2.5-V Flash memory PGM select indicator 1
B16
PGM_LED2
2.5-V Flash memory PGM select indicator 2
B13
PGM_SEL
2.5-V Toggles the
PGM_LED[2:0]
LED sequence
H4
PSAS_CSn
3.3-V AS configuration chip select
G1
PSAS_DCLK
3.3-V AS configuration clock
G4
PSAS_CONF_DONE
3.3-V AS configuration done
H2
PSAS_CONFIGn
3.3-V AS configuration active
G5
PSAS_DATA1
3.3-V AS configuration data
H3
PSAS_DATA0_ASD0
3.3-V AS configuration data
J1
PSAS_CEn
3.3-V AS configuration chip enable
R12
SECURITY_MODE
2.5-V
DIP switch for the embedded USB-Blaster II to send FACTORY
command at power up
E7
SENSE_CS0N
2.5-V Power monitor chip select
A5
SENSE_SCK
2.5-V Power monitor SPI clock
D7
SENSE_SDI
2.5-V Power monitor SPI data in
B6
SENSE_SDO
2.5-V Power monitor SPI data out
Table 2–4. MAX V CPLD 5M2210 System Controller Device Pin-Out (Part 4 of 5)
Board
Reference (U13)
Schematic Signal Name I/O Standard Description
2–10 Chapter 2: Board Components
FPGA Configuration
Cyclone V E FPGA Development Board January 2017 Altera Corporation
Reference Manual
FPGA Configuration
This section describes the FPGA, flash memory, and MAX V CPLD 5M2210 System
Controller device programming methods supported by the Cyclone V E FPGA
development board.
The Cyclone V E FPGA development board supports the following configuration
methods:
■ Embedded USB-Blaster II is the default method for configuring the FPGA using
the Quartus II Programmer in JTAG mode with the supplied USB cable.
■ Flash memory download for configuring the FPGA using stored images from the
flash memory on either power-up or pressing the program configuration
push button (S1).
■ External USB-Blaster for configuring the FPGA using an external USB-Blaster that
connects to the JTAG chain header (J4).
■ EPCQ device for serial or quad-serial FPGA configuration that supports AS x1 or
AS x4 configuration schemes.
FPGA Programming over Embedded USB-Blaster II
This configuration method implements a USB type-B connector (J10), a USB 2.0 PHY
device (U18), and an Altera MAX II CPLD EPM570GF100I5N (U16) to allow FPGA
configuration using a USB cable. This USB cable connects directly between the USB
type-B connector on the board and a USB port of a PC running the Quartus II
software.
The embedded USB-Blaster II in the MAX II CPLD EPM570GF100I5N normally
masters the JTAG chain.
A9
SI570_EN
2.5-V Si570 programmable XO enable
R4
USB_CFG0
2.5-V Embedded USB-Blaster II interface. Reserved for future use
T4
USB_CFG1
2.5-V Embedded USB-Blaster II interface. Reserved for future use
P8
USB_CFG2
2.5-V Embedded USB-Blaster II interface. Reserved for future use
T7
USB_CFG3
2.5-V Embedded USB-Blaster II interface. Reserved for future use
N8
USB_CFG4
2.5-V Embedded USB-Blaster II interface. Reserved for future use
R8
USB_CFG5
2.5-V Embedded USB-Blaster II interface. Reserved for future use
T8
USB_CFG6
2.5-V Embedded USB-Blaster II interface. Reserved for future use
T9
USB_CFG7
2.5-V Embedded USB-Blaster II interface. Reserved for future use
R9
USB_CFG8
2.5-V Embedded USB-Blaster II interface. Reserved for future use
P9
USB_CFG9
2.5-V Embedded USB-Blaster II interface. Reserved for future use
M8
USB_CFG10
2.5-V Embedded USB-Blaster II interface. Reserved for future use
T10
USB_CFG11
2.5-V Embedded USB-Blaster II interface. Reserved for future use
H5
USB_CLK
3.3-V Embedded USB-Blaster II interface clock
Table 2–4. MAX V CPLD 5M2210 System Controller Device Pin-Out (Part 5 of 5)
Board
Reference (U13)
Schematic Signal Name I/O Standard Description
Chapter 2: Board Components 2–11
FPGA Configuration
January 2017 Altera Corporation Cyclone V E FPGA Development Board
Reference Manual
Figure 2–3 illustrates the JTAG chain.
The JTAG chain control DIP switch (SW2) controls the jumpers shown in Figure 2–3.
To connect a device or interface in the chain, their corresponding switch must be in
the OFF position. Slide all the switches to the ON position to only have the FPGA in
the chain.
1 The MAX V CPLD 5M2210 System Controller must be in the JTAG chain to use some
of the GUI interfaces.
Table 2–5 lists the USB 2.0 PHY schematic signal names and their corresponding
Cyclone V E FPGA pin numbers.
Figure 2–3. JTAG Chain
Embedded
USB-Blaster II
GPIO
TCK
Cyclone V E
FPGA
Analog
Switch
MAX V CPLD
5M2210
System
Controller
HSMC
Port
GPIO
TMS
GPIO
TDO
GPIO
GPIO
TDI
JTAG Master
GPIO
Disable
Enable
Enable
JTAG Slave
HSMC
TCK
TMS
TDI
TDO
TCK
2.5 V
TMS
TDI
TDO
TCK
TMS
TDI
TDO
JTAG Slave
JTAG Slave
Analog
Switch
Always
Enabled
(in JTAG chain)
DIP Switch
DIP Switch
10-pin
JTAG Header
Flash
Memory
2.5 V
Table 2–5. USB 2.0 PHY Schematic Signal Names and Functions (Part 1 of 2)
Board Reference
(U18)
Schematic
Signal Name
Cyclone V E
FPGA Pin Number
I/O Standard Description
C1
24M_XTALIN
— 3.3-V Crystal oscillator input
C2
24M_XTALOUT
— 3.3-V Crystal oscillator output
E1
FX2_D_N
— 3.3-V USB 2.0 PHY data
E2
FX2_D_P
— 3.3-V USB 2.0 PHY data
H7
FX2_FLAGA
— 3.3-V Slave FIFO output status
2–12 Chapter 2: Board Components
FPGA Configuration
Cyclone V E FPGA Development Board January 2017 Altera Corporation
Reference Manual
G7
FX2_FLAGB
— 3.3-V Slave FIFO output status
H8
FX2_FLAGC
— 3.3-V Slave FIFO output status
G6
FX2_PA1
— 3.3-V USB 2.0 PHY port A interface
F8
FX2_PA2
— 3.3-V USB 2.0 PHY port A interface
F7
FX2_PA3
— 3.3-V USB 2.0 PHY port A interface
F6
FX2_PA4
— 3.3-V USB 2.0 PHY port A interface
C8
FX2_PA5
— 3.3-V USB 2.0 PHY port A interface
C7
FX2_PA6
— 3.3-V USB 2.0 PHY port A interface
C6
FX2_PA7
— 3.3-V USB 2.0 PHY port A interface
H3
FX2_PB0
— 3.3-V USB 2.0 PHY port B interface
F4
FX2_PB1
— 3.3-V USB 2.0 PHY port B interface
H4
FX2_PB2
— 3.3-V USB 2.0 PHY port B interface
G4
FX2_PB3
— 3.3-V USB 2.0 PHY port B interface
H5
FX2_PB4
— 3.3-V USB 2.0 PHY port B interface
G5
FX2_PB5
— 3.3-V USB 2.0 PHY port B interface
F5
FX2_PB6
— 3.3-V USB 2.0 PHY port B interface
H6
FX2_PB7
— 3.3-V USB 2.0 PHY port B interface
A8
FX2_PD0
— 3.3-V USB 2.0 PHY port D interface
A7
FX2_PD1
— 3.3-V USB 2.0 PHY port D interface
B6
FX2_PD2
— 3.3-V USB 2.0 PHY port D interface
A6
FX2_PD3
— 3.3-V USB 2.0 PHY port D interface
B3
FX2_PD4
— 3.3-V USB 2.0 PHY port D interface
A3
FX2_PD5
— 3.3-V USB 2.0 PHY port D interface
C3
FX2_PD6
— 3.3-V USB 2.0 PHY port D interface
A2
FX2_PD7
— 3.3-V USB 2.0 PHY port D interface
B8
FX2_RESETN
V21 3.3-V Embedded USB-Blaster hard reset
F3
FX2_SCL
— 3.3-V USB 2.0 PHY serial clock
G3
FX2_SDA
— 3.3-V USB 2.0 PHY serial data
A1
FX2_SLRDN
— 3.3-V Read strobe for slave FIFO
B1
FX2_SLWRN
— 3.3-V Write strobe for slave FIFO
B7
FX2_WAKEUP
— 3.3-V USB 2.0 PHY wake signal
G2
USB_CLK
AA23 3.3-V USB 2.0 PHY 48-MHz interface clock
Table 2–5. USB 2.0 PHY Schematic Signal Names and Functions (Part 2 of 2)
Board Reference
(U18)
Schematic
Signal Name
Cyclone V E
FPGA Pin Number
I/O Standard Description
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
-
1
-
2
-
3
-
4
-
5
-
6
-
7
-
8
-
9
-
10
-
11
-
12
-
13
-
14
-
15
-
16
-
17
-
18
-
19
-
20
-
21
-
22
-
23
-
24
-
25
-
26
-
27
-
28
-
29
-
30
-
31
-
32
-
33
-
34
-
35
-
36
-
37
-
38
-
39
-
40
-
41
-
42
-
43
-
44
-
45
-
46
-
47
-
48
-
49
-
50
-
51
-
52
-
53
-
54
-
55
-
56
Ask a question and I''ll find the answer in the document
Finding information in a document is now easier with AI
Related papers
-
Altera Cyclone V GX FPGA Reference guide
-
-
-
Terasic A5SK Reference guide
-
Altera Cyclone III Reference guide
-
-
Terasic C4GFP Reference guide
-
-
-
Altera Arria II GX Reference guide
