Page is loading ...
TMS320TCI648x Serial RapidIO (SRIO)
User's Guide
Literature Number: SPRUE13A
September 2006
Contents
Preface .............................................................................................................................. 14
1 Overview .................................................................................................................. 16
1.1 General RapidIO System ...................................................................................... 16
1.2 RapidIO Feature Support in SRIO............................................................................ 19
1.3 Standards ........................................................................................................ 20
1.4 External Devices Requirements .............................................................................. 20
1.5 TI Devices Supported By This Document ................................................................... 20
2 SRIO Functional Description ....................................................................................... 21
2.1 Overview ......................................................................................................... 21
2.2 SRIO Pins ....................................................................................................... 25
2.3 Functional Operation ........................................................................................... 26
3 Logical/Transport Error Handling and Logging ............................................................. 83
4 Interrupt Conditions ................................................................................................... 85
4.1 CPU Interrupts .................................................................................................. 85
4.2 General Description ............................................................................................ 85
4.3 Interrupt Condition Status and Clear Registers ............................................................. 86
4.4 Interrupt Condition Routing Registers........................................................................ 93
4.5 Interrupt Status Decode Registers ........................................................................... 97
4.6 Interrupt Generation ............................................................................................ 99
4.7 Interrupt Pacing ................................................................................................. 99
4.8 Interrupt Handling ............................................................................................. 100
5 SRIO Registers ........................................................................................................ 102
5.1 Introduction .................................................................................................... 102
5.2 Peripheral Identification Register (PID) .................................................................... 111
5.3 Peripheral Control Register (PCR) .......................................................................... 112
5.4 Peripheral Settings Control Register (PER_SET_CNTL) ................................................ 113
5.5 Peripheral Global Enable Register (GBL_EN) ............................................................ 116
5.6 Peripheral Global Enable Status Register (GBL_EN_STAT)............................................ 117
5.7 Block n Enable Register (BLK n_EN) ....................................................................... 119
5.8 Block n Enable Status Register (BLK n_EN_STAT) ...................................................... 120
5.9 RapidIO DEVICEID1 Register (DEVICEID_REG1) ....................................................... 121
5.10 RapidIO DEVICEID2 Register (DEVICEID_REG2) ....................................................... 122
5.11 Packet Forwarding Register n for 16-Bit Device IDs (PF_16B_CNTL n) ............................... 123
5.12 Packet Forwarding Register n for 8-Bit Device IDs (PF_8B_CNTL n) .................................. 124
5.13 SERDES Receive Channel Configuration Register n (SERDES_CFGRX n_CNTL) ................. 125
5.14 SERDES Transmit Channel Configuration Register n (SERDES_CFGTX n_CNTL) ................. 128
5.15 SERDES Macro Configuration Register n (SERDES_CFG n_CNTL) .................................. 130
5.16 DOORBELL n Interrupt Condition Status Register (DOORBELL n_ICSR) ............................. 132
5.17 DOORBELL n Interrupt Condition Clear Register (DOORBELL n_ICCR) .............................. 133
5.18 RX CPPI Interrupt Status Register (RX_CPPI_ICSR) ................................................... 134
5.19 RX CPPI Interrupt Clear Register (RX_CPPI_ICCR)..................................................... 135
5.20 TX CPPI Interrupt Status Register (TX_CPPI_ICSR) .................................................... 136
5.21 TX CPPI Interrupt Clear Register (TX_CPPI_ICCR) ..................................................... 137
5.22 LSU Interrupt Condition Status Register (LSU_ICSR) ................................................... 138
SPRUE13A – September 2006 Table of Contents 3
Submit Documentation Feedback
5.23 LSU Interrupt Condition Clear Register (LSU_ICCR) .................................................... 141
5.24 Error, Reset, and Special Event Interrupt Condition Status Register
(ERR_RST_EVNT_ICSR) .................................................................................... 142
5.25 Error, Reset, and Special Event Interrupt Condition Clear Register
(ERR_RST_EVNT_ICCR) ................................................................................... 143
5.26 DOORBELL n Interrupt Condition Routing Registers (DOORBELL n_ICRR and
DOORBELL n_ICRR2) ........................................................................................ 144
5.27 RX CPPI Interrupt Condition Routing Registers (RX_CPPI_ICRR and RX_CPPI_ICRR2) ......... 145
5.28 TX CPPI Interrupt Condition Routing Registers (TX_CPPI_ICRR and TX_CPPI_ICRR2) .......... 146
5.29 LSU Interrupt Condition Routing Registers (LSU_ICRR0–LSU_ICRR3) .............................. 147
5.30 Error, Reset, and Special Event Interrupt Condition Routing Registers
(ERR_RST_EVNT_ICRR, ERR_RST_EVNT_ICRR2, and ERR_RST_EVNT_ICRR3) ............. 149
5.31 Interrupt Status Decode Register (INTDST n_DECODE) ................................................ 150
5.32 INTDST n Interrupt Rate Control Register (INTDST n_RATE_CNTL)................................... 154
5.33 LSU n Control Register 0 (LSU n_REG0) ................................................................... 155
5.34 LSU n Control Register 1 (LSU n_REG1) ................................................................... 156
5.35 LSU n Control Register 2 (LSU n_REG2) ................................................................... 157
5.36 LSU n Control Register 3 (LSU n_REG3) ................................................................... 158
5.37 LSU n Control Register 4 (LSU n_REG4) ................................................................... 159
5.38 LSU n Control Register 5 (LSU n_REG5) ................................................................... 160
5.39 LSU n Control Register 6 (LSU n_REG6) ................................................................... 161
5.40 LSU n Congestion Control Flow Mask Register (LSU n_FLOW_MASKS).............................. 162
5.41 Queue n Transmit DMA Head Descriptor Pointer Register (QUEUE n_TXDMA_HDP) .............. 164
5.42 Queue n Transmit DMA Completion Pointer Register (QUEUE n_TXDMA_CP)...................... 165
5.43 Queue n Receive DMA Head Descriptor Pointer Register (QUEUE n_RXDMA_HDP) .............. 166
5.44 Queue n Receive DMA Completion Pointer Register (QUEUE n_RXDMA_CP) ...................... 167
5.45 Transmit Queue Teardown Register (TX_QUEUE_TEAR_DOWN) .................................... 168
5.46 Transmit CPPI Supported Flow Mask Registers (TX_CPPI_FLOW_MASKS[0–7]) .................. 169
5.47 Receive Queue Teardown Register (RX_QUEUE_TEAR_DOWN) .................................... 172
5.48 Receive CPPI Control Register (RX_CPPI_CNTL) ....................................................... 173
5.49 Transmit CPPI Weighted Round Robin Control Registers (TX_QUEUE_CNTL[0–3]) ............... 174
5.50 Mailbox to Queue Mapping Registers (RXU_MAP_L n and RXU_MAP_H n) .......................... 177
5.51 Flow Control Table Entry Register n (FLOW_CNTL n) ................................................... 181
5.52 Device Identity CAR (DEV_ID) .............................................................................. 182
5.53 Device Information CAR (DEV_INFO) ..................................................................... 183
5.54 Assembly Identity CAR (ASBLY_ID) ....................................................................... 184
5.55 Assembly Information CAR (ASBLY_INFO) ............................................................... 185
5.56 Processing Element Features CAR (PE_FEAT) .......................................................... 186
5.57 Source Operations CAR (SRC_OP) ........................................................................ 188
5.58 Destination Operations CAR (DEST_OP) ................................................................. 189
5.59 Processing Element Logical Layer Control CSR (PE_LL_CTL) ........................................ 190
5.60 Local Configuration Space Base Address 0 CSR (LCL_CFG_HBAR) ................................. 191
5.61 Local Configuration Space Base Address 1 CSR (LCL_CFG_BAR) ................................... 192
5.62 Base Device ID CSR (BASE_ID) ........................................................................... 193
5.63 Host Base Device ID Lock CSR (HOST_BASE_ID_LOCK) ............................................. 194
5.64 Component Tag CSR (COMP_TAG) ....................................................................... 195
5.65 1x/4x LP Serial Port Maintenance Block Header Register (SP_MB_HEAD) .......................... 196
5.66 Port Link Time-Out Control CSR (SP_LT_CTL) .......................................................... 197
5.67 Port Response Time-Out Control CSR (SP_RT_CTL) ................................................... 198
5.68 Port General Control CSR (SP_GEN_CTL) ............................................................... 199
4 Contents SPRUE13A – September 2006
Submit Documentation Feedback
5.69 Port Link Maintenance Request CSR n (SP n_LM_REQ) ................................................ 200
5.70 Port Link Maintenance Response CSR n (SP n_LM_RESP) ............................................ 201
5.71 Port Local AckID Status CSR n (SP n_ACKID_STAT) ................................................... 202
5.72 Port Error and Status CSR n (SP n_ERR_STAT) ......................................................... 203
5.73 Port Control CSR n (SP n_CTL) ............................................................................. 206
5.74 Error Reporting Block Header Register (ERR_RPT_BH) ................................................ 209
5.75 Logical/Transport Layer Error Detect CSR (ERR_DET) ................................................. 210
5.76 Logical/Transport Layer Error Enable CSR (ERR_EN) .................................................. 212
5.77 Logical/Transport Layer High Address Capture CSR (H_ADDR_CAPT) .............................. 214
5.78 Logical/Transport Layer Address Capture CSR (ADDR_CAPT) ........................................ 215
5.79 Logical/Transport Layer Device ID Capture CSR (ID_CAPT) ........................................... 216
5.80 Logical/Transport Layer Control Capture CSR (CTRL_CAPT) ......................................... 217
5.81 Port-Write Target Device ID CSR (PW_TGT_ID) ......................................................... 218
5.82 Port Error Detect CSR n (SP n_ERR_DET) ................................................................ 219
5.83 Port Error Rate Enable CSR n (SP n_RATE_EN) ......................................................... 221
5.84 Port n Attributes Error Capture CSR 0 (SP n_ERR_ATTR_CAPT_DBG0) ............................ 223
5.85 Port n Error Capture CSR 1 (SP n_ERR_CAPT_DBG1) ................................................. 224
5.86 Port n Error Capture CSR 2 (SP n_ERR_CAPT_DBG2) ................................................. 225
5.87 Port n Error Capture CSR 3 (SP n_ERR_CAPT_DBG3) ................................................. 226
5.88 Port n Error Capture CSR 4 (SP n_ERR_CAPT_DBG4) ................................................. 227
5.89 Port Error Rate CSR n (SP n_ERR_RATE) ................................................................ 228
5.90 Port Error Rate Threshold CSR n (SP n_ERR_THRESH) ............................................... 229
5.91 Port IP Discovery Timer for 4x Mode Register (SP_IP_DISCOVERY_TIMER) ...................... 230
5.92 Port IP Mode CSR (SP_IP_MODE) ........................................................................ 231
5.93 Port IP Prescaler Register (IP_PRESCAL) ................................................................ 233
5.94 Port-Write-In Capture CSRs (SP_IP_PW_IN_CAPT[0–3]) .............................................. 234
5.95 Port Reset Option CSR n (SP n_RST_OPT) ............................................................... 235
5.96 Port Control Independent Register n (SP n_CTL_INDEP) ............................................... 236
5.97 Port Silence Timer n Register (SP n_SILENCE_TIMER) ................................................ 238
5.98 Port Multicast-Event Control Symbol Request Register n (SP n_MULT_EVNT_CS) ................. 239
5.99 Port Control Symbol Transmit n Register (SP n_CS_TX) ................................................ 240
Index ............................................................................................................................... 241
SPRUE13A – September 2006 Contents 5
Submit Documentation Feedback
List of Figures
1 RapidIO Architectural Hierarchy .......................................................................................... 17
2 RapidIO Interconnect Architecture ....................................................................................... 18
3 Serial RapidIO Device to Device Interface Diagrams ................................................................. 19
4 SRIO Peripheral Block Diagram .......................................................................................... 22
5 Operation Sequence ....................................................................................................... 23
6 1x/4x RapidIO Packet Data Stream (Streaming-Write Class) ........................................................ 24
7 Serial RapidIO Control Symbol Format.................................................................................. 24
8 SRIO Component Block Diagram ........................................................................................ 27
9 SERDES Macro Configuration Register 0 (SERDES_CFG0_CNTL) ............................................... 28
10 SERDES Receive Channel Configuration Register n (SERDES_CFGRX n_CNTL) ............................... 31
11 SERDES Transmit Channel Configuration Register n (SERDES_CFGTX n_CNTL) .............................. 33
12 Load/Store Registers for RapidIO (Address Offset: LSU1 400h–418h, LSU2 420h–438h, LSU3
440h–458h, LSU4 460h-478h) ........................................................................................... 36
13 LSU Registers Timing ..................................................................................................... 38
14 Example Burst NWRITE_R ............................................................................................... 39
15 Load/Store Module Data Flow Diagram ................................................................................. 40
16 CPPI RX Scheme for RapidIO ............................................................................................ 44
17 Message Request Packet ................................................................................................. 45
18 Mailbox to Queue Mapping Register Pair ............................................................................... 46
19 RX Buffer Descriptor Fields ............................................................................................... 47
20 RX CPPI Mode Explanation .............................................................................................. 49
21 CPPI Boundary Diagram .................................................................................................. 51
22 TX Buffer Descriptor Fields ............................................................................................... 52
23 Weighted Round Robin Programming Registers (Address Offset 7E0h–7ECh) ................................... 56
24 RX Buffer Descriptors ...................................................................................................... 62
25 TX Buffer Descriptors ...................................................................................................... 63
26 Doorbell Operation ......................................................................................................... 64
27 Flow Control Table Entry Registers (Address Offset 0900h–093Ch) ............................................... 66
28 Transmit Source Flow Control Masks ................................................................................... 67
29 Fields Within Each Flow Mask ............................................................................................ 67
30 Configuration Bus Example ............................................................................................... 69
31 DMA Example .............................................................................................................. 69
32 GBL_EN (Address 0030h) ................................................................................................ 71
33 GBL_EN_STAT (Address 0034h) ........................................................................................ 71
34 BLK0_EN (Address 0038h) ............................................................................................... 72
35 BLK0_EN_STAT (Address 003Ch) ...................................................................................... 73
36 BLK1_EN (Address 0040h) ............................................................................................... 73
37 BLK1_EN_STAT (Address 0044h) ....................................................................................... 73
38 BLK8_EN (Address 0078h) ............................................................................................... 73
39 BLK8_EN_STAT (Address 007Ch) ...................................................................................... 73
40 Peripheral Control Register (PCR) - Address Offset 0004h .......................................................... 74
41 Bootload Operation ........................................................................................................ 80
42 Packet Forwarding Register n for 16-Bit Device IDs (PF_16B_CNTL n) Offsets 0x0090, 0x0098, 0x00A0,
0x00A8 ....................................................................................................................... 81
43 Packet Forwarding Register n for 8-Bit Device IDs (PF_8B_CNTL n) Offsets 0x0094, 0x009C, 0x00A4,
0x00AC ...................................................................................................................... 82
44 Logical/Transport Layer Error Detect CSR (ERR_DET) .............................................................. 83
45 RapidIO DOORBELL Packet for Interrupt Use ......................................................................... 85
46 Doorbell 0 Interrupt Condition Status and Clear Registers ........................................................... 87
47 Doorbell 1 Interrupt Condition Status and Clear Registers ........................................................... 87
48 Doorbell 2 Interrupt Condition Status and Clear Registers ........................................................... 88
49 Doorbell 3 Interrupt Condition Status and Clear Registers ........................................................... 88
6 List of Figures SPRUE13A – September 2006
Submit Documentation Feedback
50 RX CPPI Interrupt Condition Status and Clear Registers ............................................................. 89
51 TX CPPI Interrupt Condition Status and Clear Registers ............................................................. 89
52 LSU Interrupt Condition Status and Clear Registers .................................................................. 90
53 Error, Reset, and Special Event Interrupt Condition Status and Clear Registers ................................. 91
54 Doorbell 0 Interrupt Condition Routing Registers ...................................................................... 94
55 RX CPPI Interrupt Condition Routing Registers ........................................................................ 94
56 TX CPPI Interrupt Condition Routing Registers ........................................................................ 95
57 LSU Interrupt Condition Routing Registers ............................................................................. 96
58 Error, Reset, and Special Event Interrupt Condition Routing Registers ............................................ 97
59 Interrupt Status Decode Register (INTDST n_DECODE) ............................................................. 98
60 Interrupt Sources Assigned to ISDR Bits ............................................................................... 98
61 Example Diagram of Interrupt Status Decode Register Mapping .................................................... 99
62 INTDST n_RATE_CNTL Interrupt Rate Control Register ............................................................ 100
63 Peripheral ID Register (PID) - Address Offset 0000h ................................................................ 111
64 Peripheral Control Register (PCR) - Address Offset 0004h ......................................................... 112
65 Peripheral Settings Control Register (PER_SET_CNTL) (Address Offset 0020h) ............................... 113
66 Peripheral Global Enable Register (GBL_EN) (Address Offset 0030h) ........................................... 116
67 Peripheral Global Enable Status Register (GBL_EN_STAT) - Address 0034h .................................. 117
68 Block n Enable Register (BLK n_EN) ................................................................................... 119
69 Block n Enable Status Register (BLK n_EN) .......................................................................... 120
70 RapidIO DEVICEID1 Register (DEVICEID_REG1) (Offset 0080h) ................................................ 121
71 RapidIO DEVICEID2 Register (DEVICEID_REG2) (Offset 0x0084) ............................................... 122
72 Packet Forwarding Register n for 16-Bit Device IDs (PF_16B_CNTL n) .......................................... 123
73 Packet Forwarding Register n for 8-Bit Device IDs (PF_8B_CNTL n) ............................................. 124
74 SERDES Receive Channel Configuration Register n (SERDES_CFGRX n_CNTL) ............................. 125
75 SERDES Transmit Channel Configuration Register n (SERDES_CFGTX n_CNTL) ............................. 128
76 SERDES Macro Configuration Register n (SERDES_CFG n_CNTL) .............................................. 130
77 Doorbell n Interrupt Condition Status Register (DOORBELL n_ICSR) ............................................. 132
78 Doorbell n Interrupt Condition Clear Register (DOORBELL n_ICCR) .............................................. 133
79 RX CPPI Interrupt Condition Status Register (RX_CPPI_ICSR) - Address Offset 0240h ...................... 134
80 RX CPPI Interrupt Condition Clear Register (RX_CPPI_ICCR) - Address Offset 0248h ....................... 135
81 TX CPPI Interrupt Condition Status Register (TX_CPPI_ICSR) - Address Offset 0250h ....................... 136
82 TX CPPI Interrupt Condition Clear Register (TX_CPPI_ICCR) - Address Offset 0258h ........................ 137
83 LSU Interrupt Condition Status Register (LSU_ICSR) - Address Offset 0260h .................................. 138
84 LSU Interrupt Condition Clear Register (LSU_ICCR) - Address Offset 0268h ................................... 141
85 Error, Reset, and Special Event Interrupt Condition Status Register (ERR_RST_EVNT_ICSR) - Address
Offset 0270h ............................................................................................................... 142
86 Error, Reset, and Special Event Interrupt Condition Clear Register (ERR_RST_EVNT_ICCR) - Address
Offset 0278h ............................................................................................................... 143
87 Doorbell n Interrupt Condition Routing Registers ..................................................................... 144
88 RX CPPI Interrupt Condition Routing Registers ...................................................................... 145
89 TX CPPI Interrupt Condition Routing Registers ...................................................................... 146
90 LSU Interrupt Condition Routing Registers ............................................................................ 147
91 Error, Reset, and Special Event Interrupt Condition Routing Registers ........................................... 149
92 Interrupt Status Decode Register (INTDST n_DECODE) ............................................................ 150
93 INTDST n Interrupt Rate Control Register (INTDST n_RATE_CNTL) .............................................. 154
94 LSU n Control Register 0 (LSU n_REG0) ............................................................................... 155
95 LSU n Control Register 1 (LSU n_REG1) ............................................................................... 156
96 LSU n Control Register 2 (LSU n_REG2) ............................................................................... 157
97 LSU n Control Register 3 (LSU n_REG3) ............................................................................... 158
98 LSU n Control Register 4 (LSU n_REG4) ............................................................................... 159
99 LSU n Control Register 5 (LSU n_REG5) ............................................................................... 160
100 LSU n Control Register 6 (LSU n_REG6) ............................................................................... 161
101 LSU n Congestion Control Flow Mask Register (LSU n_FLOW_MASKS) ......................................... 162
SPRUE13A – September 2006 List of Figures 7
Submit Documentation Feedback
102 LSU n FLOW_MASK Fields .............................................................................................. 162
103 Queue n Transmit DMA Head Descriptor Pointer Register (QUEUE n_TXDMA_HDP) ......................... 164
104 Queue n Transmit DMA Completion Pointer Register (QUEUE n_TXDMA_CP) ................................. 165
105 Queue n Receive DMA Head Descriptor Pointer Register (QUEUE n_RXDMA_HDP) .......................... 166
106 Queue n Receive DMA Completion Pointer Register (QUEUE n_RXDMA_CP) .................................. 167
107 Transmit Queue Teardown Register (TX_QUEUE_TEAR_DOWN) - Address Offset 0700h ................... 168
108 Transmit CPPI Supported Flow Mask Registers ..................................................................... 170
109 TX Queue n FLOW_MASK Fields ...................................................................................... 170
110 Receive Queue Teardown Register (RX_QUEUE_TEAR_DOWN) (Address Offset 0740h) ................... 172
111 Receive CPPI Control Register (RX_CPPI_CNTL) (Address Offset 0744h) ...................................... 173
112 Transmit CPPI Weighted Round Robin Control Registers .......................................................... 174
113 Mailbox to Queue Mapping Register Pair ............................................................................. 179
114 Flow Control Table Entry Register n (FLOW_CNTL n) ............................................................... 181
115 Device Identity CAR (DEV_ID) - Address Offset 1000h ............................................................. 182
116 Device Information CAR (DEV_INFO) - Address Offset 1004h .................................................... 183
117 Assembly Identity CAR (ASBLY_ID) - Address Offset 1008h ...................................................... 184
118 Assembly Information CAR (ASBLY_INFO) - Address Offset 100Ch ............................................. 185
119 Processing Element Features CAR (PE_FEAT) - Address Offset 1010h ......................................... 186
120 Source Operations CAR (SRC_OP) - Address Offset 1018h ....................................................... 188
121 Destination Operations CAR (DEST_OP) - Address Offset 101Ch ................................................ 189
122 Processing Element Logical Layer Control CSR (PE_LL_CTL) - Address Offset 104Ch ....................... 190
123 Local Configuration Space Base Address 0 CSR (LCL_CFG_HBAR) - Address Offset 1058h ................ 191
124 Local Configuration Space Base Address 1 CSR (LCL_CFG_BAR) - Address Offset 105Ch ................. 192
125 Base Device ID CSR (BASE_ID) - Address Offset 1060h .......................................................... 193
126 Host Base Device ID Lock CSR (HOST_BASE_ID_LOCK) - Address Offset 1068h ............................ 194
127 Component Tag CSR (COMP_TAG) - Address Offset 106Ch ..................................................... 195
128 1x/4x LP_Serial Port Maintenance Block Header Register (SP_MB_HEAD) - Address Offset 1100h ........ 196
129 Port Link Time-Out Control CSR (SP_LT_CTL) - Address Offset 1120h ......................................... 197
130 Port Response Time-Out Control CSR (SP_RT_CTL) - Address Offset 1124h .................................. 198
131 Port General Control CSR (SP_GEN_CTL) - Address Offset 113Ch .............................................. 199
132 Port Link Maintenance Request CSR n (SP n_LM_REQ) ........................................................... 200
133 Port Link Maintenance Response CSR n (SP n_LM_RESP) ........................................................ 201
134 Port Local AckID Status CSR n (SP n_ACKID_STAT) ............................................................... 202
135 Port Error and Status CSR n (SP n_ERR_STAT) ..................................................................... 203
136 Port Control CSR n (SP n_CTL) ......................................................................................... 206
137 Error Reporting Block Header Register (ERR_RPT_BH) - Address Offset 2000h ............................... 209
138 Logical/Transport Layer Error Detect CSR (ERR_DET) - Address Offset 2008h ................................ 210
139 Logical/Transport Layer Error Enable CSR (ERR_EN) - Address Offset 200Ch ................................. 212
140 Logical/Transport Layer High Address Capture CSR (H_ADDR_CAPT) - Address Offset 2010h ............. 214
141 Logical/Transport Layer Address Capture CSR (ADDR_CAPT) - Address Offset 2014h ....................... 215
142 Logical/Transport Layer Device ID Capture CSR (ID_CAPT) - Address Offset 2018h .......................... 216
143 Logical/Transport Layer Control Capture CSR (CTRL_CAPT) - Address Offset 201Ch ........................ 217
144 Port-Write Target Device ID CSR (PW_TGT_ID) - Address Offset 2028h ........................................ 218
145 Port Error Detect CSR n (SP n_ERR_DET) ........................................................................... 219
146 Port Error Rate Enable CSR n (SP n_RATE_EN) .................................................................... 221
147 Port n Attributes Error Capture CSR 0 (SP n_ERR_ATTR_CAPT_DBG0) ........................................ 223
148 Port n Error Capture CSR 1 (SP n_ERR_CAPT_DBG1) ............................................................. 224
149 Port n Error Capture CSR 2 (SP n_ERR_CAPT_DBG2) ............................................................. 225
150 Port n Error Capture CSR 3 (SP n_ERR_CAPT_DBG3) ............................................................. 226
151 Port n Error Capture CSR 4 (SP n_ERR_CAPT_DBG4) ............................................................. 227
152 Port Error Rate CSR n (SP n_ERR_RATE) ............................................................................ 228
153 Port Error Rate Threshold CSR n (SP n_ERR_THRESH) ........................................................... 229
154 Port IP Discovery Timer for 4x Mode Register (SP_IP_DISCOVERY_TIMER) - Address Offset 12000h .... 230
8 List of Figures SPRUE13A – September 2006
Submit Documentation Feedback
155 Port IP Mode CSR (SP_IP_MODE) - Address Offset 12004h ...................................................... 231
156 Port IP Prescaler Register (IP_PRESCAL) - Address Offset 12008h ............................................. 233
157 Port-Write-In Capture CSRs ............................................................................................. 234
158 Port Reset Option CSR n (SP n_RST_OPT) .......................................................................... 235
159 Port Control Independent Register n (SP n_CTL_INDEP) ........................................................... 236
160 Port Silence Timer n Register (SP n_SILENCE_TIMER) ............................................................ 238
161 Port Multicast-Event Control Symbol Request Register n (SP n_MULT_EVNT_CS) ............................ 239
162 Port Control Symbol Transmit n Register (SP n_CS_TX) ............................................................ 240
SPRUE13A – September 2006 List of Figures 9
Submit Documentation Feedback
List of Tables
1 TI Devices Supported By This Document ............................................................................... 20
2 Registers Checked for Multicast DeviceID .............................................................................. 21
3 Packet Types ............................................................................................................... 25
4 Pin Description .............................................................................................................. 26
5 SERDES Macro Configuration Register 0 (SERDES_CFG0_CNTL) Field Descriptions ......................... 29
6 Line Rate versus PLL Output Clock Frequency ........................................................................ 30
7 Effect of the RATE Bits .................................................................................................... 30
8 Frequency Range versus MPY Value ................................................................................... 30
9 SERDES Receive Channel Configuration Register n (SERDES_CFGRX n_CNTL) Field Descriptions ........ 31
10 EQ Bits ....................................................................................................................... 33
11 SERDES Transmit Channel Configuration Register n (SERDES_CFGTX n_CNTL) Field Descriptions ........ 33
12 DE Bits of SERDES_CFGTX n_CNTL ................................................................................... 34
13 SWING Bits of SERDES_CFGTX n_CNTL .............................................................................. 35
14 LSU Control/Command Register Fields ................................................................................. 36
15 LSU Status Register Fields ............................................................................................... 37
16 RX DMA State Head Descriptor Pointer (HDP) (Address Offset 600h–63Ch) ..................................... 46
17 RX DMA State Completion Pointer (CP) (Address Offset 680h–6BCh) ............................................ 46
18 RX Buffer Descriptor Field Descriptions ................................................................................. 47
19 TX DMA State Head Descriptor Pointer (HDP) (Address Offset 500h–53Ch) ..................................... 51
20 TX DMA State Completion Pointer (CP) (Address Offset 58h–5BCh) .............................................. 52
21 TX Buffer Descriptor Field Definitions ................................................................................... 52
22 Weighted Round Robin Programming Registers (Address Offset 7E0h–7ECh) ................................... 56
23 Examples of DOORBELL_INFO Designations (See Figure 26 ) ..................................................... 64
24 Flow Control Table Entry Register n (FLOW_CNTL n) Field Descriptions .......................................... 67
25 Fields Within Each Flow Mask ............................................................................................ 68
26 Reset Hierarchy ............................................................................................................ 70
27 Global Enable and Global Enable Status Field Descriptions ......................................................... 72
28 Block Enable and Block Enable Status Field Descriptions ........................................................... 73
29 Peripheral Control Register (PCR) Field Descriptions................................................................. 74
30 Port Mode Register Settings .............................................................................................. 77
31 Multicast DeviceID Operation ............................................................................................. 81
32 Packet Forwarding Register n for 16-Bit DeviceIDs (PF_16B_CNTL n) Field Descriptions ...................... 81
33 Packet Forwarding Register n for 8-Bit DeviceIDs (PF_8B_CNTL n) Field Descriptions ......................... 82
34 Logical/Transport Layer Error Detect CSR (ERR_DET) Field Descriptions ........................................ 83
35 Interrupt Condition Status and Clear Bits ............................................................................... 87
36 Interrupt Conditions Shown in LSU_ICSR and Cleared With LSU_ICCR .......................................... 90
37 Interrupt Conditions Shown in ERR_RST_EVNT_ICSR and Cleared With ERR_RST_EVNT_ICCR .......... 91
38 Interrupt Clearing Sequence for Special Event Interrupts ............................................................ 92
39 Interrupt Condition Routing Options ..................................................................................... 93
40 Serial RapidIO (SRIO) Registers ....................................................................................... 102
41 Peripheral ID Register (PID) Field Descriptions ...................................................................... 111
42 Peripheral Control Register (PCR) Field Descriptions ............................................................... 112
43 Peripheral Settings Control Register (PER_SET_CNTL) Field Descriptions ..................................... 113
44 Peripheral Global Enable Register (GBL_EN) Field Descriptions .................................................. 116
45 Peripheral Global Enable Status Register (GBL_EN_STAT) Field Descriptions ................................. 117
46 Block n Enable Registers and the Associated Blocks ............................................................... 119
47 Block n Enable Register (BLK n_EN) Field Descriptions ............................................................. 119
48 Block n Enable Status Registers and the Associated Blocks ....................................................... 120
49 Block n Enable Status Register (BLK n_EN_STAT) Field Descriptions ............................................ 120
10 List of Tables SPRUE13A – September 2006
Submit Documentation Feedback
50 RapidIO DEVICEID1 Register (DEVICEID_REG1) Field Descriptions ............................................ 121
51 RapidIO DEVICEID2 Register (DEVICEID_REG2) Field Descriptions ............................................ 122
52 PF_16B_CNTL Registers ................................................................................................ 123
53 Packet Forwarding Register n for 16-Bit DeviceIDs (PF_16B_CNTL n) Field Descriptions ..................... 123
54 PF_8B_CNTL Registers ................................................................................................. 124
55 Packet Forwarding Register n for 8-Bit DeviceIDs (PF_8B_CNTL n) Field Descriptions ........................ 124
56 SERDES_CFGRX n_CNTL Registers and the Associated Ports ................................................... 125
57 SERDES Receive Channel Configuration Register n (SERDES_CFGRX n_CNTL) Field Descriptions ....... 125
58 EQ Bits ..................................................................................................................... 126
59 SERDES_CFGTX n_CNTL Registers and the Associated Ports ................................................... 128
60 SERDES Transmit Channel Configuration Register n (SERDES_CFGTX n_CNTL) Field Descriptions ...... 128
61 DE Bits of SERDES_CFGTX n_CNTL .................................................................................. 129
62 SWING Bits of SERDES_CFGTX n_CNTL ............................................................................ 129
63 SERDES_CFG n_CNTL Registers and the Associated Ports ....................................................... 130
64 SERDES Macro Configuration Register n (SERDES_CFG n_CNTL) Field Descriptions ........................ 130
65 DOORBELL n_ICSR Registers .......................................................................................... 132
66 DOORBELL n Interrupt Condition Status Register (DOORBELL n_ICSR) Field Descriptions ................... 132
67 DOORBELL n_ICCR Registers .......................................................................................... 133
68 DOORBELL n Interrupt Condition Clear Register (DOORBELL n_ICCR) Field Descriptions .................... 133
69 RX CPPI Interrupt Condition Status Register (RX_CPPI_ICSR) Field Descriptions ............................. 134
70 RX CPPI Interrupt Condition Clear Register (RX_CPPI_ICCR) Field Descriptions .............................. 135
71 TX CPPI Interrupt Condition Status Register (TX_CPPI_ICSR) Field Descriptions ............................. 136
72 TX CPPI Interrupt Condition Clear Register (TX_CPPI_ICCR) Field Descriptions .............................. 137
73 LSU Interrupt Condition Status Register (LSU_ICSR) Field Descriptions ......................................... 138
74 LSU Interrupt Condition Clear Register (LSU_ICCR) Field Descriptions .......................................... 141
75 Error, Reset, and Special Event Interrupt Condition Status Register (ERR_RST_EVNT_ICSR) Field
Descriptions ............................................................................................................... 142
76 Error, Reset, and Special Event Interrupt Condition Clear Register (ERR_RST_EVNT_ICCR) Field
Descriptions ............................................................................................................... 143
77 DOORBELL n_ICRR Registers .......................................................................................... 144
78 DOORBELL n Interrupt Condition Routing Register Field Descriptions ............................................ 144
79 RX CPPI Interrupt Condition Routing Register Field Descriptions ................................................. 145
80 TX CPPI Interrupt Condition Routing Register Field Descriptions ................................................. 146
81 LSU Interrupt Condition Routing Register Field Descriptions ....................................................... 148
82 Error, Reset, and Special Event Interrupt Condition Routing Register Field Descriptions ...................... 149
83 INTDST n_DECODE Registers and the Associated Interrupt Destinations ....................................... 150
84 Interrupt Status Decode Register (INTDST n_DECODE) Field Descriptions ...................................... 150
85 INTDST n_RATE_CNTL Registers and the Associated Interrupt Destinations ................................... 154
86 INTDST n Interrupt Rate Control Register (INTDST n_RATE_CNTL) Field Descriptions ........................ 154
87 LSU n_REG0 Registers and the Associated LSUs ................................................................... 155
88 LSU n Control Register 0 (LSU n_REG0) Field Descriptions ........................................................ 155
89 LSU n_REG1 Registers and the Associated LSUs ................................................................... 156
90 LSU n Control Register 1 (LSU n_REG1) Field Descriptions ........................................................ 156
91 LSU n_REG2 Registers and the Associated LSUs ................................................................... 157
92 LSU n Control Register 2 (LSU n_REG2) Field Descriptions ........................................................ 157
93 LSU n_REG3 Registers and the Associated LSUs ................................................................... 158
94 LSU n Control Register 3 (LSU n_REG3) Field Descriptions ........................................................ 158
95 LSU n_REG4 Registers and the Associated LSUs ................................................................... 159
96 LSU n Control Register 4 (LSU n_REG4) Field Descriptions ........................................................ 159
97 LSU n_REG5 Registers and the Associated LSUs ................................................................... 160
98 LSU n Control Register 5 (LSU n_REG5) Field Descriptions ........................................................ 160
SPRUE13A – September 2006 List of Tables 11
Submit Documentation Feedback
99 LSU n_REG6 Registers and the Associated LSUs ................................................................... 161
100 LSU n Control Register 6 (LSU n_REG6) Field Descriptions ........................................................ 161
101 LSU n_FLOW_MASKS Registers and the Associated LSUs ........................................................ 162
102 LSU n Congestion Control Flow Mask Register (LSU n_FLOW_MASKS) Field Descriptions ................... 162
103 LSU n FLOW_MASK Fields .............................................................................................. 162
104 QUEUE n_TXDMA_HDP Registers ..................................................................................... 164
105 Queue n Transmit DMA Head Descriptor Pointer Register (QUEUE n_TXDMA_HDP) Field Descriptions ... 164
106 QUEUE n_TXDMA_CP Registers ....................................................................................... 165
107 Queue Transmit DMA Completion Pointer Registers (QUEUE n_TXDMA_CP) Field Descriptions ............ 165
108 QUEUE n_RXDMA_HDP Registers ..................................................................................... 166
109 Queue n Receive DMA Head Descriptor Pointer Register (QUEUE n_RXDMA_HDP) Field Descriptions ... 166
110 QUEUE n_RXDMA_CP Registers ...................................................................................... 167
111 Queue n Receive DMA Completion Pointer Register (QUEUE n_RXDMA_CP) Field Descriptions ........... 167
112 Transmit Queue Teardown Register (TX_QUEUE_TEAR_DOWN) Field Descriptions ......................... 168
113 TX_CPPI_FLOW_MASKS Registers and the Associated TX Queues ............................................ 169
114 TX Queue n FLOW_MASK Field Descriptions ........................................................................ 170
115 Receive Queue Teardown Register (RX_QUEUE_TEAR_DOWN) Field Descriptions ......................... 172
116 Receive CPPI Control Register (RX_CPPI_CNTL) Field Descriptions ............................................ 173
117 Transmit CPPI Weighted Round Robin Control Register Field Descriptions ..................................... 175
118 Mailbox to Queue Mapping Registers and the Associated RX Mappers .......................................... 177
119 Mailbox-to-Queue Mapping Register L n (RXU_MAP_L n) Field Descriptions ..................................... 179
120 Mailbox-to-Queue Mapping Register H n (RXU_MAP_H n) Field Descriptions .................................... 179
121 FLOW_CNTL n Registers ................................................................................................ 181
122 Flow Control Table Entry Register n (FLOW_CNTL n) Field Descriptions ........................................ 181
123 Device Identity CAR (DEV_ID) Field Descriptions ................................................................... 182
124 Device Information CAR (DEV_INFO) Field Descriptions ........................................................... 183
125 Assembly Identity CAR (ASBLY_ID) Field Descriptions ............................................................. 184
126 Assembly Information CAR (ASBLY_INFO) Field Descriptions .................................................... 185
127 Processing Element Features CAR (PE_FEAT) Field Descriptions ............................................... 186
128 Source Operations CAR (SRC_OP) Field Descriptions ............................................................. 188
129 Destination Operations CAR (DEST_OP) Field Descriptions ....................................................... 189
130 Processing Element Logical Layer Control CSR (PE_LL_CTL) Field Descriptions .............................. 190
131 Local Configuration Space Base Address 0 CSR (LCL_CFG_HBAR) Field Descriptions ...................... 191
132 Local Configuration Space Base Address 1 CSR (LCL_CFG_BAR) Field Descriptions ........................ 192
133 Base Device ID CSR (BASE_ID) Field Descriptions ................................................................. 193
134 Host Base Device ID Lock CSR (HOST_BASE_ID_LOCK) Field Descriptions .................................. 194
135 Component Tag CSR (COMP_TAG) Field Descriptions ............................................................ 195
136 1x/4x LP_Serial Port Maintenance Block Header Register (SP_MB_HEAD) Field Descriptions .............. 196
137 Port Link Timeout Control CSR (SP_LT_CTL) Field Descriptions ................................................. 197
138 Port Response Time-Out Control CSR (SP_RT_CTL) Field Descriptions ........................................ 198
139 Port General Control CSR (SP_GEN_CTL) Field Descriptions .................................................... 199
140 SPn_LM_REQ Registers and the Associated Ports ................................................................. 200
141 Port Link Maintenance Request CSR n (SP n_LM_REQ) Field Descriptions ..................................... 200
142 SPn_LM_RESP Registers and the Associated Ports ................................................................ 201
143 Port Link Maintenance Response CSR n (SP n_LM_RESP) Field Descriptions ................................. 201
144 SP n_ACKID_STAT Registers and the Associated Ports ............................................................ 202
145 Port Local AckID Status CSR n (SP n_ACKID_STAT) Field Descriptions ......................................... 202
146 SP n_ERR_STAT Registers and the Associated Ports .............................................................. 203
147 Port Error and Status CSR n (SP n_ERR_STAT) Field Descriptions .............................................. 203
148 SP n_CTL Registers and the Associated Ports ....................................................................... 206
149 Port Control CSR n (SP n_CTL) Field Descriptions .................................................................. 206
12 List of Tables SPRUE13A – September 2006
Submit Documentation Feedback
150 Error Reporting Block Header Register (ERR_RPT_BH) Field Descriptions ..................................... 209
151 Logical/Transport Layer Error Detect CSR (ERR_DET) Field Descriptions ...................................... 210
152 Logical/Transport Layer Error Enable CSR (ERR_EN) Field Descriptions ....................................... 212
153 Logical/Transport Layer High Address Capture CSR (H_ADDR_CAPT) Field Descriptions ................... 214
154 Logical/Transport Layer Address Capture CSR (ADDR_CAPT) Field Descriptions ............................. 215
155 Logical/Transport Layer Device ID Capture CSR (ID_CAPT) Field Descriptions ................................ 216
156 Logical/Transport Layer Control Capture CSR (CTRL_CAPT) Field Descriptions ............................... 217
157 Port-Write Target Device ID CSR (PW_TGT_ID) Field Descriptions .............................................. 218
158 SP n_ERR_DET Registers and the Associated Ports ................................................................ 219
159 Port Error Detect CSR n (SP n_ERR_DET) Field Descriptions ..................................................... 219
160 SP n_RATE_EN Registers and the Associated Ports ................................................................ 221
161 Port Error Rate Enable CSR n (SP n_RATE_EN) Field Descriptions .............................................. 221
162 SP n_ERR_ATTR_CAPT_DBG0 Registers and the Associated Ports ............................................. 223
163 Port n Attributes Error Capture CSR 0 (SP n_ERR_ATTR_CAPT_DBG0) Field Descriptions ................. 223
164 SP n_ERR_CAPT_DBG1 Registers and the Associated Ports ..................................................... 224
165 Port n Error Capture CSR 1 (SP n_ERR_CAPT_DBG1) Field Descriptions ...................................... 224
166 SP n_ERR_CAPT_DBG2 Registers and the Associated Ports ..................................................... 225
167 Port n Error Capture CSR 2 (SP n_ERR_CAPT_DBG2) Field Descriptions ...................................... 225
168 SP n_ERR_CAPT_DBG3 Registers and the Associated Ports ..................................................... 226
169 Port n Error Capture CSR 3 (SP n_ERR_CAPT_DBG3) Field Descriptions ...................................... 226
170 SP n_ERR_CAPT_DBG4 Registers and the Associated Ports ..................................................... 227
171 Port n Error Capture CSR 4 (SP n_ERR_CAPT_DBG4) Field Descriptions ...................................... 227
172 SP n_ERR_RATE Registers and the Associated Ports .............................................................. 228
173 Port Error Rate CSR n (SP n_ERR_RATE) Field Descriptions ..................................................... 228
174 SP n_ERR_THRESH Registers and the Associated Ports .......................................................... 229
175 Port Error Rate Threshold CSR n (SP n_ERR_THRESH) Field Descriptions ..................................... 229
176 Port IP Discovery Timer for 4x Mode Register (SP_IP_DISCOVERY_TIMER) Field Descriptions ............ 230
177 Port IP Mode CSR (SP_IP_MODE) Field Descriptions .............................................................. 231
178 Port IP Prescaler Register (IP_PRESCAL) Field Descriptions ..................................................... 233
179 Port-Write-In Capture CSR Field Descriptions ........................................................................ 234
180 SP n_RST_OPT Registers and the Associated Ports ................................................................ 235
181 Port Reset Option CSR n (SP n_RST_OPT) Field Descriptions .................................................... 235
182 SP n_CTL_INDEP Registers and the Associated Ports .............................................................. 236
183 Port Control Independent Register n (SP n_CTL_INDEP) Field Descriptions .................................... 236
184 SP n_SILENCE_TIMER Registers and the Associated Ports ....................................................... 238
185 Port Silence Timer n Register (SP n_SILENCE_TIMER) Field Descriptions ...................................... 238
186 SP n_MULT_EVNT_CS Registers and the Associated Ports ....................................................... 239
187 Port Multicast-Event Control Symbol Request Register n (SP n_MULT_EVNT_CS) Field Descriptions ...... 239
188 SP n_CS_TX Registers and the Associated Ports .................................................................... 240
189 Port Control Symbol Transmit n Register (SP n_CS_TX) Field Descriptions ..................................... 240
SPRUE13A – September 2006 List of Tables 13
Submit Documentation Feedback
Preface
SPRUE13A – September 2006
Read This First
About This Manual
This document describes the Serial RapidIO
®
(SRIO) peripheral on the TMS320TCI648xâ„¢ devices.
Notational Conventions
This document uses the following conventions.
• Hexadecimal numbers are shown with the suffix h. For example, the following number represents 40
hexadecimal (decimal 64): 40h.
• Registers in this document are shown in figures and described in tables.
– Each register figure shows a rectangle divided into fields that represent the fields of the register.
Each field is labeled with its bit name, its beginning and ending bit numbers above, and its
read/write properties below. A legend explains the notation used for the properties.
– Reserved bits in a register figure designate a bit that is used for future device expansion.
Related Documentation From Texas Instruments
The following documents describe the C6000â„¢ devices and related support tools. Copies of these
documents are available on the Internet at www.ti.com. Tip: Enter the literature number in the search box
provided at www.ti.com .
Implementing Serial RapidIO (SRIO) PCB Layout on a TMS320TCI6482 Hardware Design (literature
number SPRAAB0 ) specifies a complete printed circuit board (PCB) solution for the TCI6482 as well as a
list of compatible SRIO devices showing two DSPs connected via a 4x SRIO link. TI has performed the
simulation and system characterization to ensure all SRIO interface timings in this solution are met;
therefore, no electrical data/timing information is supplied here for this interface.
TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189 ) gives an
introduction to the TMS320C62xâ„¢ and TMS320C67xâ„¢ DSPs, development tools, and third-party support.
TMS320C6000 Programmer's Guide (literature number SPRU198 ) describes ways to optimize C and
assembly code for the TMS320C6000â„¢ DSPs and includes application program examples.
TMS320C6000 Code Composer Studio Tutorial (literature number SPRU301 ) introduces the Code
Composer Studioâ„¢ integrated development environment and software tools.
Code Composer Studio Application Programming Interface Reference Guide (literature number
SPRU321 ) describes the Code Composer Studioâ„¢ application programming interface (API), which allows
you to program custom plug-ins for Code Composer.
TMS320C64x+ Megamodule Reference Guide (literature number SPRU871 ) describes the
TMS320C64x+ digital signal processor (DSP) megamodule. Included is a discussion on the internal direct
memory access (IDMA) controller, the interrupt controller, the power-down controller, memory protection,
bandwidth management, and the memory and cache.
TMS320TCI648x Bootloader User's Guide(literature number SPRUEC7 ) describes the features of the
on-chip Bootloader provided with the TMS320TCI648x Digital Signal Processor (DSP). Included are
descriptions of the available boot modes and any interfacing requirements associated with them,
instructions on generating the boot table, and information on the different versions of the Bootloader.
Preface14 SPRUE13A – September 2006
Submit Documentation Feedback
www.ti.com
Related Documentation From Texas Instruments
Trademarks
TMS320TCI648x, C6000, TMS320C62x, TMS320C67x, TMS320C6000, Code Composer Studio are
trademarks of Texas Instruments.
RapidIO is a registered trademark of RapidIO Trade Association.
InfiniBand is a trademark of the InfiniBand Trade Association.
SPRUE13A – September 2006 Read This First 15
Submit Documentation Feedback
1 Overview
1.1 General RapidIO System
1.1.1 RapidIO Architectural Hierarchy
User's Guide
SPRUE13A – September 2006
Serial RapidIO (SRIO)
The RapidIO peripheral used in the TMS320TCI648x is called a serial RapidIO (SRIO). This chapter
describes the general operation of a RapidIO system, how this module is connected to the outside world,
the definitions of terms used within this document, and the features supported and not supported for
SRIO.
RapidIO
®
is a non-proprietary high-bandwidth system level interconnect. It is a packet-switched
interconnect intended primarily as an intra-system interface for chip-to-chip and board-to-board
communications at Gigabyte-per-second performance levels. Uses for the architecture can be found in
connected microprocessors, memory, and memory mapped I/O devices that operate in networking
equipment, memory subsystems, and general purpose computing. Principle features of RapidIO include:
• Flexible system architecture allowing peer-to-peer communication
• Robust communication with error detection features
• Frequency and port width scalability
• Operation that is not software intensive
• High bandwidth interconnect with low overhead
• Low pin count
• Low power
• Low latency
RapidIO is defined as a 3-layer architectural hierarchy.
• Logical layer: Specifies the protocols, including packet formats, which are needed by endpoints to
process transactions
• Transport layer: Defines addressing schemes to correctly route information packets within a system
• Physical layer: Contains the device level interface information such as the electrical characteristics,
error management data, and basic flow control data
In the RapidIO architecture, a single specification for the transport layer is compatible with differing
specifications for the logical and physical layers (see Figure 1 ).
16 Serial RapidIO (SRIO) SPRUE13A – September 2006
Submit Documentation Feedback
www.ti.com
Globally
shared
memory spec
logical
Future
Message
passingsystem
I/O
Logicalî€ specification
Informationî€ necessaryî€ forî€ theî€ endî€ point
toî€ processî€ theî€ transactionî€ (i.e.,î€ transaction
type,î€ size,î€ physicalî€ address)
toî€ endî€ inî€ theî€ systemî€ (i.e.,î€ routingî€ address)
Informationî€ toî€ transportî€ packetî€ fromî€ end
Transportî€ specification
spec
transport
Common
betweenî€ twoî€ physicalî€ devicesî€ (i.e.,î€ electrical
Informationî€ necessaryî€ toî€ moveî€ packet
interface,î€ flowî€ control)
Physicalî€ specification
1x/4x
LP serialLP-LVDS
8/16
Future
spec
physical
checklist
Compliance
Inter-
operability
specification
Overview
Figure 1. RapidIO Architectural Hierarchy
SPRUE13A – September 2006 Serial RapidIO (SRIO) 17
Submit Documentation Feedback
www.ti.com
1.1.2 RapidIO Interconnect Architecture
Hostî€ Subsystem
I/Oî€ Controlî€ Subsystem
DSP Farm
TDM,GMII,î€ Utopia
Communicationsî€ Subsystem PCIî€ Subsystem
InfiniBand HCAâ„¢
Toî€ System Area
Network
Memory
Memory
Memory
Memory
RapidIO
RapidIO RapidIO
RapidIO
RapidIO
Backplane
PCI
RapidIO
RapidIO
RapidIO
RapidIO
Switch
Control
Processor
IO
Processor
RapidIOî€ to
InfiniBand
RapidIO
Switch
RapidIO
Switch
Legacy
Comm
Processor
RapidIO
Switch
RapidIOî€ to
PCIî€ Bridge
ASIC/FPGA
Memory
Memory
Host
Processor
Host
Processor
DSP DSP DSP DSP
Comm
Processor
1.1.3 Physical Layer 1x/4x LP-Serial Specification
Overview
The interconnect architecture is defined as a packet switched protocol independent of a physical layer
implementation. Figure 2 illustrates the interconnection system.
Figure 2. RapidIO Interconnect Architecture
(1) InfiniBandâ„¢ is a trademark of the InfiniBand Trade Association.
Currently, there are two physical layer specifications recognized by the RapidIO Trade Association: 8/16
LP-LVDS and 1x/4x LP-Serial. The 8/16 LP-LVDS specification is a point-to-point synchronous clock
sourcing DDR interface. The 1x/4x LP-Serial specification is a point-to-point, AC coupled, clock recovery
interface. The two physical layer specifications are not compatible.
SRIO complies with the 1x/4x LP-Serial specification. The serializer/deserializer (SERDES) technology in
SRIO also aligns with that specification.
The RapidIO Physical Layer 1x/4x LP-Serial Specification currently covers three frequency points: 1.25,
2.5, and 3.125 Gbps. This defines the total bandwidth of each differential pair of I/O signals. An 8-bit/10-bit
encoding scheme ensures ample data transitions for the clock recovery circuits. Due to the 8-bit/10-bit
encoding overhead, the effective data bandwidth per differential pair is 1.0, 2.0, and 2.5 Gbps
respectively. Serial RapidIO only specifies these rates for both the 1x and 4x ports. A 1x port is defined as
1 TX and 1 RX differential pair. A 4x port is a combination of four of these pairs. This document describes
a 4x RapidIO port that can also be configured as four 1x ports, thus providing a scalable interface capable
of supporting a data bandwidth of 1 to 10 Gbps.
Figure 3 shows how to interface two 1x devices and two 4x devices. Each positive transmit data line (TDx)
on one device is connected to a positive receive data line (RDx) on the other device. Likewise, each
negative transmit data line ( TDx) is connected to a negative receive data line ( RDx).
18 Serial RapidIO (SRIO) SPRUE13A – September 2006
Submit Documentation Feedback
www.ti.com
Serialî€ RapidIOî€ 1xî€ Deviceî€ toî€ 1xî€ Deviceî€ Interfaceî€ Diagram
Serialî€ RapidIOî€ 4xî€ Deviceî€ toî€ 4xî€ Deviceî€ Interfaceî€ Diagram
1xî€ Device
TD[0]
TD[0]
RD[0]
RD[0] TD[0]
TD[0]
1xî€ Device
RD[0]
RD[0]
RD[0-3]
RD[0-3]
4xî€ Device
TD[0-3]
RD[0-3]
RD[0-3]
TD[0-3]
4xî€ Device
TD[0-3]
TD[0-3]
1.2 RapidIO Feature Support in SRIO
Overview
Figure 3. Serial RapidIO Device to Device Interface Diagrams
Features Supported in SRIO Peripheral:
• RapidIO Interconnect Specification V1.2 compliance, Errata 1.2
• Physical Layer 1x/4x LP-Serial Specification V1.2 compliance
• 4x Serial RapidIO with auto-negotiation to 1x port, optional operation for four 1x ports
• Integrated clock recovery with TI SERDES
• Hardware error handling including Cyclic Redundancy Code (CRC)
• Differential CML signaling supporting AC coupling
• Support for 1.25, 2.5, and 3.125 Gbps rates
• Power-down option for unused ports
• Read, write, write with response, streaming write, outgoing Atomic, and maintenance operations
• Generates interrupts to the CPU (Doorbell packets and internal scheduling)
• Support for 8-bit and 16-bit device ID
• Support for receiving 34-bit addresses
• Support for generating 34-bit, 50-bit, and 66-bit addresses
• Support for the following data sizes: byte, half-word, word, double-word
• Big endian data transfers
• Direct I/O transfers
• Message passing transfers
• Data payloads of up to 256 bytes
• Single messages consisting of up to 16 packets
• Elastic storage FIFOs for clock domain handoff
• Short run and long run compliance
• Support for Error Management Extensions
• Support for Congestion Control Extensions
• Support for one multi-cast ID
SPRUE13A – September 2006 Serial RapidIO (SRIO) 19
Submit Documentation Feedback
www.ti.com
1.3 Standards
1.4 External Devices Requirements
1.5 TI Devices Supported By This Document
Overview
Features Not Supported:
• Compliance with the Global Shared Memory specification (GSM)
• 8/16 LP-LVDS compatible
• Destination support of RapidIO Atomic Operations
• Simultaneous mixing of frequencies between 1x ports (all ports must be the same frequency)
• Target atomic operations (including increment, decrement, test-and-swap, set, and clear) for internal
L2 memory and registers
The SRIO peripheral is compliant to V1.2 of the RapidIO Interconnect Specification and V1.2 of the
RapidIO Physical Layer 1x/4x LP-Serial Specification. These and the various associated documents listed
herein can be found at the official RapidIO website: www.RapidIO.org .
SRIO provides a seamless interface to all devices which are compliant to V1.2 of the RapidIO Physical
Layer 1x/4x LP-Serial Specification. This includes ASIC, microprocessor, DSP, and switch fabric devices
from multiple vendors. Compliance to the specification can be verified with bus-functional models available
through the RapidIO Trade Association, as well as test suites currently available for licensing.
Table 1. TI Devices Supported By This Document
Number of Number of Number of SRIO Module
Device DSP Cores (CPUs) Ports Lanes Configurations Frequency
TMS320TCI6482 1 4 4 1x/4x, 1x/1x DSP frequency ÷ 4
Serial RapidIO (SRIO)20 SPRUE13A – September 2006
Submit Documentation Feedback
/