NXP MPC564xB-C Reference guide

Type
Reference guide

This manual is also suitable for

e200z4 Power Architecture™
Core Reference Manual
Supports
e200z446n3
e200z4RM
Rev. 0
10/2009
Freescale and the Freescale logo are trademarks or registered trademarks
of Freescale Semiconductor, Inc. in the U.S. and other countries. All other
product or service names are the property of their respective owners. The
Power Architecture and Power.org word marks and the Power and
Power.org logos and related marks are trademarks and service marks
licensed by Power.org. IEEE 1149.1, 754, and ISTO-Nexus 5001-2008 are
trademarks or registered trademarks of the Institute of Electrical and
Electronics Engineers, Inc. (IEEE). This product is not endorsed or
approved by the IEEE.
© Freescale Semiconductor, Inc., 2009. All rights reserved.
Information in this document is provided solely to enable system and software
implementers to use Freescale Semiconductor products. There are no express or
implied copyright licenses granted hereunder to design or fabricate any integrated
circuits or integrated circuits based on the information in this document.
Freescale Semiconductor reserves the right to make changes without further notice to
any products herein. Freescale Semiconductor makes no warranty, representation or
guarantee regarding the suitability of its products for any particular purpose, nor does
Freescale Semiconductor assume any liability arising out of the application or use of
any product or circuit, and specifically disclaims any and all liability, including without
limitation consequential or incidental damages. “Typical” parameters which may be
provided in Freescale Semiconductor data sheets and/or specifications can and do
vary in different applications and actual performance may vary over time. All operating
parameters, including “Typicals” must be validated for each customer application by
customer’s technical experts. Freescale Semiconductor does not convey any license
under its patent rights nor the rights of others. Freescale Semiconductor products are
not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life,
or for any other application in which the failure of the Freescale Semiconductor product
could create a situation where personal injury or death may occur. Should Buyer
purchase or use Freescale Semiconductor products for any such unintended or
unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all
claims, costs, damages, and expenses, and reasonable attorney fees arising out of,
directly or indirectly, any claim of personal injury or death associated with such
unintended or unauthorized use, even if such claim alleges that Freescale
Semiconductor was negligent regarding the design or manufacture of the part.
Document Number: e200z4RM
Rev. 0, 10/2009
How to Reach Us:
Home Page:
www.freescale.com
Web Support:
http://www.freescale.com/support
USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or
+1-480-768-2130
www.freescale.com/support
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064
Japan
0120 191014 or
+81 3 5437 9125
support.japan@freescale.com
Asia/Pacific:
Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 010 5879 8000
support.asia@freescale.com
For Literature Requests Only:
Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
+1-800 441-2447 or
+1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
Freescale Semiconductor iii
Contents
Paragraph
Number Title
Page
Number
Co nt ents
Chapter 1
e200z4 Core Complex Overview
1.1 Overview..........................................................................................................................1-1
1.2 Features............................................................................................................................1-3
1.2.1 Execution Unit Features............................................................................................... 1-3
1.2.1.1 Instruction Unit Features ......................................................................................... 1-4
1.2.1.2 Integer Unit Features ............................................................................................... 1-4
1.2.1.3 Load/Store Unit Features......................................................................................... 1-4
1.2.2 L1 Cache Features ....................................................................................................... 1-4
1.2.3 Memory Management Unit Features........................................................................... 1-5
1.2.4 System Bus (Core Complex Interface) Features.......................................................... 1-5
1.2.5 Nexus 3+ Features ....................................................................................................... 1-6
1.3 Programming Model........................................................................................................ 1-6
1.3.1 Register Set.................................................................................................................. 1-7
1.3.2 Instruction Set..............................................................................................................1-9
1.3.3 Interrupts and Exception Handling............................................................................ 1-10
1.4 Microarchitecture Summary .......................................................................................... 1-12
Chapter 2
Register Model
2.1 Power ISA Embedded Category Registers...................................................................... 2-3
2.1.1 User-level Registers..................................................................................................... 2-3
2.1.2 Supervisor-level Registers........................................................................................... 2-4
2.2 e200-Specific Special Purpose Registers......................................................................... 2-6
2.2.1 User-Level Registers.................................................................................................... 2-7
2.2.2 Supervisor-Level Registers.......................................................................................... 2-7
2.3 e200-Specific Device Control Registers..........................................................................2-9
2.4 Special Purpose Register Descriptions ............................................................................ 2-9
2.4.1 Machine State Register (MSR).................................................................................... 2-9
2.4.2 Processor ID Register (PIR) ...................................................................................... 2-11
2.4.3 Processor Version Register (PVR)............................................................................. 2-12
2.4.4 System Version Register (SVR)................................................................................. 2-12
2.4.5 Integer Exception Register (XER)............................................................................. 2-13
2.4.6 Exception Syndrome Register ...................................................................................2-14
2.4.6.1 Power ISA VLE Mode Instruction Syndrome....................................................... 2-16
2.4.6.2 Misaligned Instruction Fetch Syndrome................................................................ 2-16
2.4.7 Machine Check Syndrome Register (MCSR)............................................................ 2-17
2.4.8 Timer Control Register (TCR)................................................................................... 2-19
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
iv Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
2.4.9 Timer Status Register (TSR)...................................................................................... 2-21
2.4.10 Debug Registers......................................................................................................... 2-22
2.4.11 Hardware Implementation Dependent Register 0 (HID0).........................................2-22
2.4.12 Hardware Implementation Dependent Register 1 (HID1).........................................2-24
2.4.13 Branch Unit Control and Status Register (BUCSR)..................................................2-25
2.4.14 L1 Cache Control and Status Registers (L1CSR0, L1CSR1)....................................2-26
2.4.15 L1 Cache Configuration Registers (L1CFG0, L1CFG1)...........................................2-27
2.4.16 L1 Cache Flush and Invalidate Register (L1FINV1)................................................. 2-27
2.4.17 MMU Control and Status Register (MMUCSR0)..................................................... 2-27
2.4.18 MMU Configuration Register (MMUCFG).............................................................. 2-27
2.4.19 TLB Configuration Registers (TLB0CFG, TLB1CFG).............................................2-27
2.5 SPR Register Access...................................................................................................... 2-27
2.5.1 Invalid SPR References............................................................................................. 2-27
2.5.2 Synchronization Requirements for SPRs................................................................... 2-28
2.5.3 Special Purpose Register Summary........................................................................... 2-29
2.6 Reset Settings.................................................................................................................2-33
Chapter 3
Instruction Model
3.1 Unsupported Instructions and Instruction Forms.............................................................3-1
3.2 Optionally Supported Instructions and Instruction Forms...............................................3-2
3.3 Implementation Specific Instructions.............................................................................. 3-2
3.4 Power ISA Instruction Extensions................................................................................... 3-3
3.5 Memory Access Alignment Support................................................................................ 3-3
3.6 Memory Synchronization and Reservation Instructions.................................................. 3-3
3.7 Branch Prediction ............................................................................................................3-4
3.8 Interruption of Instructions by Interrupt Requests........................................................... 3-5
3.9 New e200z4 Categories ...................................................................................................3-5
3.10 ISEL Instruction............................................................................................................... 3-6
3.11 Enhanced Debug..............................................................................................................3-6
3.11.1 Debug Notify Halt Instructions....................................................................................3-8
3.12 Machine Check .............................................................................................................. 3-10
3.13 WAIT Instruction........................................................................................................... 3-12
3.14 Enhanced Reservations.................................................................................................. 3-13
3.15 Volatile Context Save/Restore .......................................................................................3-16
3.16 Unimplemented SPRs and Read-Only SPRs................................................................. 3-23
3.17 Invalid Forms of Instructions......................................................................................... 3-24
3.17.1 Load and Store with Update Instructions .................................................................. 3-24
3.17.2 Load Multiple Word (lmw, e_lmw) Instruction.........................................................3-24
3.17.3 Branch Conditional To Count Register Instructions.................................................. 3-24
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
Freescale Semiconductor v
Contents
Paragraph
Number Title
Page
Number
3.17.4 Instructions With Reserved Fields Non-Zero ............................................................ 3-24
3.18 Instruction Summary...................................................................................................... 3-25
3.18.1 Instruction Index Sorted by Mnemonic ..................................................................... 3-25
3.18.2 Instruction Index Sorted by Opcode.......................................................................... 3-34
Chapter 4
Instruction Pipeline and Execution Timing
4.1 Overview of Operation .................................................................................................... 4-1
4.2 Core Subsystems..............................................................................................................4-3
4.2.1 Control Unit.................................................................................................................4-3
4.2.2 Instruction Unit............................................................................................................ 4-3
4.2.3 Branch Unit..................................................................................................................4-3
4.2.4 Instruction Decode Unit............................................................................................... 4-3
4.2.5 Exception Handling ..................................................................................................... 4-3
4.3 Execution Units................................................................................................................4-4
4.3.1 Integer Execution Units ............................................................................................... 4-4
4.3.2 Load/Store Unit............................................................................................................4-4
4.3.3 Embedded Floating-point Execution Units.................................................................. 4-4
4.4 Instruction Pipeline.......................................................................................................... 4-4
4.4.1 Description of Pipeline Stages..................................................................................... 4-6
4.4.2 Instruction Prefetch Buffers and Branch Target Buffer...............................................4-6
4.4.3 Single-Cycle Instruction Pipeline Operation............................................................... 4-8
4.4.4 Basic Load and Store Instruction Pipeline Operation.................................................. 4-9
4.4.5 Change-of-Flow Instruction Pipeline Operation..........................................................4-9
4.4.6 Basic Multi-Cycle Instruction Pipeline Operation..................................................... 4-11
4.4.7 Additional Examples of Instruction Pipeline Operation for Load and Store............. 4-13
4.4.8 Move To/From SPR Instruction Pipeline Operation..................................................4-14
4.5 Control Hazards ............................................................................................................. 4-16
4.6 Instruction Serialization................................................................................................. 4-16
4.6.1 Completion Serialization ........................................................................................... 4-17
4.6.2 Dispatch Serialization................................................................................................ 4-17
4.6.3 Refetch Serialization.................................................................................................. 4-17
4.7 Interrupt Recognition and Exception Processing...........................................................4-18
4.8 Concurrent Instruction Execution.................................................................................. 4-20
4.9 Instruction Timings........................................................................................................ 4-20
4.10 Operand Placement On Performance............................................................................. 4-26
Chapter 5
Interrupts and Exceptions
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
vi Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
5.1 Interrupts.......................................................................................................................... 5-2
5.1.1 Interrupt Classes ..........................................................................................................5-2
5.1.2 Interrupt Types............................................................................................................. 5-2
5.2 Exception Syndrome Register .........................................................................................5-5
5.3 Machine State Register.................................................................................................... 5-7
5.4 Machine Check Syndrome Register (MCSR)..................................................................5-9
5.5 Interrupt Vector Prefix Registers (IVPR)....................................................................... 5-12
5.6 Interrupt Vector Offset Registers (IVORxx).................................................................. 5-12
5.7 Interrupt Definitions ...................................................................................................... 5-13
5.7.1 Critical Input Interrupt (IVOR0)................................................................................ 5-13
5.7.2 Machine Check Interrupt (IVOR1)............................................................................ 5-14
5.7.2.1 Machine Check Causes.......................................................................................... 5-15
5.7.2.1.1 Error Report Machine Check Exceptions.......................................................... 5-15
5.7.2.1.2 Non-Maskable Interrupt Machine Check Exceptions .......................................5-16
5.7.2.1.3 Asynchronous Machine Check Exceptions.......................................................5-17
5.7.2.2 Machine Check Interrupt Actions.......................................................................... 5-19
5.7.2.3 Checkstop State ..................................................................................................... 5-21
5.7.3 Data Storage Interrupt (IVOR2) ................................................................................ 5-21
5.7.4 Instruction Storage Interrupt (IVOR3) ...................................................................... 5-21
5.7.5 External Input Interrupt (IVOR4).............................................................................. 5-22
5.7.6 Alignment Interrupt (IVOR5).................................................................................... 5-23
5.7.7 Program Interrupt (IVOR6)....................................................................................... 5-24
5.7.8 Floating-Point Unavailable Interrupt (IVOR7).......................................................... 5-25
5.7.9 System Call Interrupt (IVOR8).................................................................................. 5-26
5.7.10 Auxiliary Processor Unavailable Interrupt (IVOR9).................................................5-26
5.7.11 Decrementer Interrupt (IVOR10) .............................................................................. 5-26
5.7.12 Fixed-Interval Timer Interrupt (IVOR11).................................................................. 5-27
5.7.13 Watchdog Timer Interrupt (IVOR12)........................................................................5-28
5.7.14 Data TLB Error Interrupt (IVOR13) ......................................................................... 5-28
5.7.15 Instruction TLB Error Interrupt (IVOR14)................................................................ 5-29
5.7.16 Debug Interrupt (IVOR15)........................................................................................ 5-30
5.7.17 System Reset Interrupt............................................................................................... 5-33
5.7.18 SPE Unavailable Interrupt (IVOR32)........................................................................ 5-34
5.7.19 EFP Floating-point Data Interrupt (IVOR33)............................................................ 5-35
5.7.20 EFP Floating-point Round Interrupt (IVOR34).........................................................5-35
5.8 Exception Recognition and Priorities............................................................................ 5-36
5.8.1 Exception Priorities....................................................................................................5-37
5.9 Interrupt Processing....................................................................................................... 5-40
5.9.1 Enabling and Disabling Exceptions........................................................................... 5-41
5.9.2 Returning from an Interrupt Handler......................................................................... 5-42
5.10 Process Switching.......................................................................................................... 5-43
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
Freescale Semiconductor vii
Contents
Paragraph
Number Title
Page
Number
Chapter 6
Embedded Floating-Point Unit, Version 2
6.1 Nomenclature and Conventions.......................................................................................6-1
6.2 EFPU Programming Model ............................................................................................. 6-1
6.2.1 Signal Processing Extension/Embedded Floating-Point Status and Control Register
(SPEFSCR).............................................................................................................. 6-1
6.2.2 GPRs and Power ISA Instructions............................................................................... 6-5
6.2.3 SPE/EFPU Available Bit in MSR................................................................................ 6-5
6.2.4 Embedded Floating-point Exception Bit in ESR.........................................................6-5
6.2.5 EFPU Exceptions......................................................................................................... 6-5
6.2.5.1 EFP Unavailable Exception..................................................................................... 6-6
6.2.5.2 Embedded Floating-point Data Exception............................................................... 6-6
6.2.5.3 Embedded Floating-Point Round Exception ...........................................................6-6
6.2.6 Exception Priorities...................................................................................................... 6-7
6.3 Embedded Floating-Point Unit Operations...................................................................... 6-7
6.3.1 Floating-Point Data Formats........................................................................................ 6-7
6.3.1.1 Single-Precision Floating-point Format .................................................................. 6-8
6.3.1.2 Half-Precision Floating-point Format...................................................................... 6-9
6.3.2 Conformity to IEEE Std. 754 Standard...................................................................... 6-10
6.3.3 Floating-Point Exceptions.......................................................................................... 6-11
6.3.4 Embedded Scalar Single-Precision Floating-Point Instructions................................ 6-11
6.3.5 EFPU Vector Single-precision Embedded Floating-Point Instructions.....................6-47
6.4 Embedded Floating-point Results Summary................................................................. 6-95
6.5 EFPU Instruction Timing............................................................................................. 6-110
6.5.1 EFPU Single-Precision Vector Floating-Point Instruction Timing...........................6-111
6.5.2 EFPU Single-Precision Scalar Floating-Point Instruction Timing.......................... 6-112
6.6 Instruction Forms and Opcodes ................................................................................... 6-114
6.6.1 Opcodes for EFPU Vector Floating-Point Instructions............................................ 6-114
6.6.2 Opcodes for EFPU Scalar Single-precision Floating-Point Instructions................. 6-116
Chapter 7
Signal Processing Extension Unit
7.1 Nomenclature and Conventions.......................................................................................7-1
7.2 SPE Programming Model................................................................................................ 7-1
7.2.1 SPE Status and Control Register (SPEFSCR) ............................................................. 7-1
7.2.2 Accumulator.................................................................................................................7-3
7.2.2.1 Context Switch......................................................................................................... 7-4
7.2.3 GPRs and Power ISA Embedded Category Instructions.............................................7-4
7.2.4 SPE Available Bit in MSR........................................................................................... 7-4
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
viii Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
7.2.5 SPE Exception Bit in ESR........................................................................................... 7-4
7.2.6 SPE Exceptions............................................................................................................ 7-4
7.2.6.1 SPE Unavailable Exception..................................................................................... 7-5
7.2.6.2 SPE Vector Alignment Exception............................................................................ 7-5
7.2.7 Exception Priorities...................................................................................................... 7-5
7.3 Integer SPE Simple Instructions...................................................................................... 7-6
7.4 Integer SPE Multiply, Multiply-Accumulate, and Operation to Accumulator Instructions
(Complex Integer Instructions).................................................................................. 7-48
7.4.1 Multiply Half-Word Instructions ...............................................................................7-49
7.4.2 Multiply Words Instructions .................................................................................... 7-113
7.4.3 Add/Subtract Word to Accumulator Instructions .................................................... 7-154
7.4.4 Initializing and Reading the Accumulator............................................................... 7-163
7.5 SPE Vector Load/Store Instructions............................................................................. 7-163
7.6 SPE Instruction Timing................................................................................................ 7-200
7.6.1 SPE Integer Simple Instructions Timing ................................................................. 7-200
7.6.2 SPE Load and Store Instruction Timing..................................................................7-202
7.6.3 SPE Complex Integer Instruction Timing................................................................ 7-203
7.7 Instruction Forms and Opcodes ................................................................................... 7-206
7.7.1 SPE Vector Integer Simple Instructions................................................................... 7-207
7.7.2 Opcodes for SPE Load and Store Instructions.........................................................7-208
7.7.3 Opcodes for SPE Complex Integer Instructions...................................................... 7-210
Chapter 8
Power Management
8.1 Active State...................................................................................................................... 8-1
8.2 Waiting State....................................................................................................................8-1
8.3 Halted State...................................................................................................................... 8-1
8.4 Stopped State....................................................................................................................8-2
8.5 Power Management Pins ................................................................................................. 8-3
8.6 Power Management Control Bits..................................................................................... 8-3
8.7 Software Considerations for Power Management using Wait Instructions ..................... 8-3
8.8 Software Considerations for Power Management using Doze, Nap or Sleep ................. 8-4
8.9 Debug Considerations for Power Management...............................................................8-4
Chapter 9
L1 Cache
9.1 Overview..........................................................................................................................9-1
9.2 4 Kbyte ICache Organization........................................................................................... 9-2
9.3 Cache Lookup..................................................................................................................9-3
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
Freescale Semiconductor ix
Contents
Paragraph
Number Title
Page
Number
9.4 Cache Control ..................................................................................................................9-5
9.4.1 L1 Cache Control and Status Register 0 (L1CSR0) .................................................... 9-6
9.4.2 L1 Cache Control and Status Register 1 (L1CSR1) .................................................... 9-6
9.4.3 L1 Cache Configuration Register 0 (L1CFG0) ...........................................................9-8
9.4.4 L1 Cache Configuration Register 1 (L1CFG1) ...........................................................9-9
9.5 Cache Organization Control .......................................................................................... 9-10
9.6 Cache Operation ............................................................................................................9-10
9.6.1 Cache Enable/Disable................................................................................................ 9-10
9.6.2 Cache Fills ................................................................................................................. 9-11
9.6.3 Cache Line Replacement........................................................................................... 9-11
9.6.4 Cache-Inhibited Accesses.......................................................................................... 9-11
9.6.5 Cache Invalidation..................................................................................................... 9-12
9.6.6 Cache Invalidate by Set and Way .............................................................................. 9-12
9.6.6.1 L1FINV1................................................................................................................ 9-12
9.7 Cache Parity and EDC Protection.................................................................................. 9-13
9.7.1 Cache Error Action Control....................................................................................... 9-14
9.7.1.1 L1CSR1[ICEA] = 00, Machine Check Generation on Error................................. 9-14
9.7.1.2 L1CSR1[ICEA] = 01, Correction/Auto-Invalidation on Error..............................9-14
9.7.2 Parity/EDC Error Handling for Cache Control Operations and Instructions ............9-15
9.7.2.1 L1FINV1 operations.............................................................................................. 9-15
9.7.2.2 Cache Touch Instructions (icbt)............................................................................. 9-15
9.7.2.3 icbi Instructions ..................................................................................................... 9-15
9.7.2.4 Cache Locking Instructions (icbtls, icblc)............................................................. 9-16
9.7.3 Cache Inhibited Accesses and Parity/EDC Errors.....................................................9-16
9.7.4 EDC Checkbit/Syndrome Coding Scheme Generation.............................................9-16
9.7.5 Cache Error Injection................................................................................................. 9-18
9.7.6 Cache Error Cross-Signaling ..................................................................................... 9-18
9.8 Cache Management Instructions.................................................................................... 9-18
9.9 Touch Instructions.......................................................................................................... 9-19
9.10 Cache Line Locking/Unlocking..................................................................................... 9-19
9.10.1 Overview....................................................................................................................9-19
9.10.2 icbtls—Instruction Cache Block Touch and Lock Set...............................................9-21
9.10.3 icblc—Instruction Cache Block Lock Clear.............................................................. 9-22
9.10.4 Effects of Other Cache Instructions on Locked Lines...............................................9-22
9.10.5 Flash Clearing of Lock Bits....................................................................................... 9-23
9.11 Cache Instructions and Exceptions................................................................................ 9-23
9.11.1 Exception Conditions for Cache Instructions............................................................ 9-23
9.11.2 Transfer Type Encodings for Cache Management Instructions.................................9-24
9.12 Self-Modifying Code Requirements.............................................................................. 9-25
9.13 Page Table Control Bits................................................................................................. 9-25
9.13.1 Cache-Inhibited Accesses.......................................................................................... 9-25
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
x Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
9.14 Effect of Hardware Debug on Cache Operation............................................................9-26
9.15 Cache Memory Access For Debug/Error Handling.......................................................9-26
9.15.1 Cache Memory Access By Means Of Software ........................................................ 9-26
9.15.2 Cache Memory Access Through JTAG/OnCE Port .................................................. 9-27
9.15.3 Cache Debug Access Control Register (CDACNTL) ...............................................9-28
9.15.3.1 Cache Debug Access Data Register (CDADATA)................................................ 9-29
9.16 Hardware Debug (Cache) Control Register 0................................................................ 9-30
Chapter 10
Memory Management Unit
10.1 Overview........................................................................................................................10-1
10.2 Effective to Real Address Translation ........................................................................... 10-1
10.2.1 Effective Addresses ................................................................................................... 10-1
10.2.2 Address Spaces .......................................................................................................... 10-2
10.2.3 Process ID..................................................................................................................10-2
10.2.4 Translation Flow........................................................................................................ 10-2
10.2.5 Permissions................................................................................................................10-4
10.3 Translation Lookaside Buffer ........................................................................................ 10-5
10.4 Configuration Information............................................................................................. 10-6
10.4.1 MMU Configuration Register (MMUCFG).............................................................. 10-6
10.4.2 TLB0 Configuration Register (TLB0CFG)............................................................... 10-7
10.4.3 TLB1 Configuration Register (TLB1CFG)............................................................... 10-8
10.5 Software Interface and TLB Instructions.......................................................................10-9
10.5.1 TLB Read Entry Instruction (tlbre) ......................................................................... 10-10
10.5.2 TLB Write Entry Instruction (tlbwe)....................................................................... 10-10
10.5.3 TLB Search Instruction (tlbsx) ................................................................................ 10-11
10.5.4 TLB Invalidate (tlbivax) Instruction........................................................................ 10-11
10.5.5 TLB Synchronize Instruction (tlbsync) ................................................................... 10-12
10.6 TLB Operations ........................................................................................................... 10-12
10.6.1 Translation Reload................................................................................................... 10-13
10.6.2 Reading the TLB...................................................................................................... 10-13
10.6.3 Writing the TLB....................................................................................................... 10-13
10.6.4 Searching the TLB................................................................................................... 10-13
10.6.5 TLB Miss Exception Update ................................................................................... 10-14
10.6.6 IPROT Invalidation Protection................................................................................ 10-14
10.6.7 TLB Load on Reset.................................................................................................. 10-14
10.6.8 The G Bit ................................................................................................................. 10-15
10.7 MMU Control Registers .............................................................................................. 10-15
10.7.1 DEAR Register........................................................................................................ 10-15
10.7.2 MMU Control and Status Register 0 (MMUCSR0)................................................10-16
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
Freescale Semiconductor xi
Contents
Paragraph
Number Title
Page
Number
10.7.3 MMU Assist Registers (MAS) ................................................................................ 10-16
10.7.4 MAS Registers Summary ........................................................................................ 10-22
10.7.5 MAS Register Updates ............................................................................................ 10-22
10.8 TLB Coherency Control .............................................................................................. 10-23
10.9 Core Interface Operation for MMU Control Instructions............................................ 10-23
10.9.1 Transfer Type Encodings for MMU Control Instructions .......................................10-24
10.10 Effect of Hardware Debug on MMU Operation..........................................................10-24
10.11 External Translation Alterations for Real-time Systems ............................................. 10-25
Chapter 11
Debug Support
11.1 Overview........................................................................................................................11-1
11.1.1 Software Debug Facilities.......................................................................................... 11-1
11.1.1.1 Power ISA Embedded Category Compatibility..................................................... 11-2
11.1.2 Additional Debug Facilities....................................................................................... 11-2
11.1.3 Hardware Debug Facilities ........................................................................................ 11-2
11.1.4 Sharing Debug Resources by Software/Hardware..................................................... 11-3
11.1.4.1 Simultaneous Hardware and Software Debug Event Handing.............................. 11-3
11.2 Software Debug Events and Exceptions........................................................................ 11-4
11.2.1 Instruction Address Compare Event.......................................................................... 11-6
11.2.2 Data Address Compare Event.................................................................................... 11-6
11.2.2.1 Data Address Compare Event Status Updates....................................................... 11-7
11.2.3 Linked Instruction Address and Data Address Compare Event.............................. 11-15
11.2.4 Trap Debug Event.................................................................................................... 11-16
11.2.5 Branch Taken Debug Event..................................................................................... 11-16
11.2.6 Instruction Complete Debug Event.......................................................................... 11-16
11.2.7 Interrupt Taken Debug Event................................................................................... 11-17
11.2.8 Critical Interrupt Taken Debug Event...................................................................... 11-17
11.2.9 Return Debug Event................................................................................................. 11-17
11.2.10 Critical Return Debug Event.................................................................................... 11-18
11.2.11 Debug Counter Debug Event................................................................................... 11-18
11.2.12 External Debug Event.............................................................................................. 11-18
11.2.13 Unconditional Debug Event..................................................................................... 11-18
11.3 Debug Registers........................................................................................................... 11-19
11.3.1 Debug Address and Value Registers........................................................................ 11-19
11.3.2 Debug Counter Register (DBCNT) ......................................................................... 11-20
11.3.3 Debug Control and Status Registers........................................................................ 11-20
11.3.3.1 Debug Control Register 0 (DBCR0).................................................................... 11-21
11.3.3.2 Debug Control Register 1 (DBCR1).................................................................... 11-24
11.3.3.3 Debug Control Register 2 (DBCR2).................................................................... 11-26
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
xii Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
11.3.3.4 Debug Control Register 3 (DBCR3).................................................................... 11-29
11.3.3.5 Debug Control Register 4 (DBCR4).................................................................... 11-34
11.3.3.6 Debug Control Register 5 (DBCR5).................................................................... 11-35
11.3.3.7 Debug Control Register 6 (DBCR6).................................................................... 11-37
11.3.3.8 Debug Status Register (DBSR) ........................................................................... 11-39
11.3.4 Debug External Resource Control Register (DBERC0).......................................... 11-41
11.3.5 Debug Event Select Register (DEVENT)................................................................ 11-48
11.3.6 Debug Data Acquisition Message Register (DDAM) ............................................. 11-49
11.4 External Debug Support............................................................................................... 11-49
11.4.1 External Debug Registers ........................................................................................ 11-50
11.4.1.1 External Debug Control Register 0 (EDBCR0)................................................... 11-50
11.4.1.2 External Debug Status Register 0 (EDBSR0)...................................................... 11-51
11.4.2 OnCE Introduction................................................................................................... 11-53
11.4.3 JTAG/OnCE Pins..................................................................................................... 11-56
11.4.4 OnCE Internal Interface Signals.............................................................................. 11-57
11.4.5 OnCE Interface Signals ........................................................................................... 11-57
11.4.5.1 OnCE Enable (jd_en_once)................................................................................. 11-57
11.4.5.2 OnCE Debug Request/Event (jd_de_b, jd_de_en).............................................. 11-58
11.4.5.3 e200 OnCE Debug Output (jd_debug_b)............................................................ 11-58
11.4.5.4 e200 CPU Clock On Input (jd_mclk_on)............................................................ 11-58
11.4.5.5 Watchpoint Events (jd_watchpt[0:21])................................................................ 11-59
11.4.6 e200 OnCE Controller and Serial Interface............................................................. 11-59
11.4.6.1 e200 OnCE Status Register ................................................................................. 11-59
11.4.6.2 e200 OnCE Command Register (OCMD)........................................................... 11-60
11.4.6.3 e200 OnCE Control Register (OCR)................................................................... 11-64
11.4.7 Access to Debug Resources..................................................................................... 11-66
11.4.8 Methods of Entering Debug Mode.......................................................................... 11-68
11.4.8.1 External Debug Request During Reset................................................................ 11-68
11.4.8.2 Debug Request During Reset............................................................................... 11-69
11.4.8.3 Debug Request During Normal Activity............................................................. 11-69
11.4.8.4 Debug Request During Waiting, Halted, or Stopped State.................................. 11-69
11.4.8.5 Software Request During Normal Activity ......................................................... 11-70
11.4.8.6 Debug Notify Halt Instructions ........................................................................... 11-70
11.4.9 CPU Status and Control Scan Chain Register (CPUSCR) ...................................... 11-70
11.4.9.1 Instruction Register (IR)...................................................................................... 11-71
11.4.9.2 Control State Register (CTL)............................................................................... 11-72
11.4.9.3 Program Counter Register (PC)........................................................................... 11-75
11.4.9.4 Write-Back Bus Register (WBBR[low], WBBR[high])...................................... 11-75
11.4.9.5 Machine State Register (MSR)............................................................................ 11-76
11.4.9.6 Exiting Debug Mode and Interrupt Blocking...................................................... 11-76
11.4.10 Instruction Address FIFO Buffer (PC FIFO)........................................................... 11-76
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
Freescale Semiconductor xiii
Contents
Paragraph
Number Title
Page
Number
11.4.10.1 PC FIFO............................................................................................................... 11-76
11.4.11 Reserved Registers (Reserved)................................................................................ 11-78
11.5 Watchpoint Support ..................................................................................................... 11-78
11.6 MMU and Cache Operation During Debug................................................................. 11-80
11.7 Cache Array Access During Debug............................................................................. 11-81
11.8 Basic Steps for Enabling, Using, and Exiting External Debug Mode......................... 11-81
11.9 Parallel Signature Unit................................................................................................. 11-83
11.9.1 Parallel Signature Control Register (PSCR)............................................................ 11-84
11.9.2 Parallel Signature Status Register (PSSR)............................................................... 11-84
11.9.3 Parallel Signature High Register (PSHR)................................................................ 11-85
11.9.4 Parallel Signature Low Register (PSLR)................................................................. 11-85
11.9.5 Parallel Signature Counter Register (PSCTR)......................................................... 11-86
11.9.6 Parallel Signature Update High Register (PSUHR) ................................................ 11-86
11.9.7 Parallel Signature Update Low Register (PSULR).................................................. 11-86
Chapter 12 Nexus 3+ Module
12.1 Introduction....................................................................................................................12-1
12.1.1 Terms and Definitions................................................................................................ 12-1
12.1.2 Feature List ................................................................................................................12-2
12.1.3 Functional Block Diagram......................................................................................... 12-4
12.2 Enabling Nexus 3+ Operation........................................................................................ 12-4
12.3 TCODEs Supported....................................................................................................... 12-5
12.4 Nexus 3+ Programmers Model................................................................................... 12-10
12.4.1 Client Select Control (CSC)—reference only .........................................................12-12
12.4.2 Port Configuration Register (PCR)—reference only...............................................12-12
12.4.3 Nexus Development Control Register 1 (DC1).......................................................12-13
12.4.4 Nexus Development Control Registers 2 and 3 (DC2, DC3).................................. 12-15
12.4.5 Nexus Development Control Register 4 (DC4).......................................................12-18
12.4.6 Development Status Register (DS).......................................................................... 12-19
12.4.7 Watchpoint Trigger Registers (WT, PTSTC, PTETC, DTSTC, DTETC) ............... 12-20
12.4.8 Nexus Watchpoint Mask Register (WMSK)............................................................ 12-25
12.4.9 Nexus Overrun Control Register (OVCR)............................................................... 12-26
12.4.10 Data Trace Control Register (DTC)......................................................................... 12-27
12.4.11 Data Trace Start Address Registers (DTSA1–4) .....................................................12-28
12.4.12 Data Trace End Address Registers (DTEA1–4)......................................................12-29
12.4.13 Read/Write Access Control/Status (RWCS)............................................................ 12-31
12.4.14 Read/Write Access Data (RWD) .............................................................................12-32
12.4.15 Read/Write Access Address (RWA) ........................................................................ 12-34
12.5 Nexus 3+ Register Access via JTAG/OnCE................................................................ 12-34
12.6 Nexus Message Fields ................................................................................................. 12-34
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
xiv Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
12.6.1 TCODE Field........................................................................................................... 12-35
12.6.2 Source ID Field (SRC)............................................................................................. 12-35
12.6.3 Relative Address Field (U-ADDR).......................................................................... 12-35
12.6.4 Full Address Field (F-ADDR)................................................................................. 12-36
12.6.5 Address Space Indication Field (MAP)................................................................... 12-36
12.7 Nexus Message Queues ............................................................................................... 12-37
12.7.1 Message Queue Overrun.......................................................................................... 12-37
12.7.2 CPU Stall ................................................................................................................. 12-37
12.7.3 Message Suppression...............................................................................................12-37
12.7.4 Nexus Message Priority........................................................................................... 12-38
12.7.5 Data Acquisition Message Priority Loss Response.................................................12-39
12.7.6 Ownership Trace Message Priority Loss Response.................................................12-39
12.7.7 Program Trace Message Priority Loss Response.....................................................12-39
12.7.8 Data Trace Message Priority Loss Response........................................................... 12-39
12.8 Debug Status Messages................................................................................................12-39
12.9 Error Messages ............................................................................................................12-40
12.10 Ownership Trace..........................................................................................................12-40
12.10.1 Overview..................................................................................................................12-40
12.10.2 Ownership Trace Messaging (OTM)....................................................................... 12-40
12.11 Program Trace..............................................................................................................12-41
12.11.1 Branch Trace Messaging Types............................................................................... 12-41
12.11.1.1 e200 Indirect Branch Message Instructions.........................................................12-42
12.11.1.2 e200 Direct Branch Message Instructions...........................................................12-43
12.11.1.3 BTM Using Branch History Messages................................................................ 12-43
12.11.1.4 BTM Using Traditional Program Trace Messages.............................................. 12-43
12.11.2 BTM Message Formats............................................................................................ 12-43
12.11.2.1 Indirect Branch Messages (History).................................................................... 12-44
12.11.2.2 Indirect Branch Messages (Traditional) .............................................................. 12-44
12.11.2.3 Direct Branch Messages (Traditional)................................................................. 12-44
12.11.3 Program Trace Message Fields................................................................................12-44
12.11.3.1 Sequential Instruction Count Field (ICNT).........................................................12-45
12.11.3.2 Branch/Predicate Instruction History (HIST)...................................................... 12-45
12.11.3.3 Execution Mode Indication.................................................................................. 12-46
12.11.4 Resource Full Messages........................................................................................... 12-46
12.11.5 Program Correlation Messages................................................................................ 12-47
12.11.5.1 Program Correlation Message Generation for TLB Update with New Address
Translation....................................................................................................... 12-50
12.11.5.2 Program Correlation Message Generation for TLB Invalidate
(tlbivax) Operations......................................................................................... 12-50
12.11.5.3 Program Correlation Message Generation for PID Updates
or MSR[IS] Updates........................................................................................ 12-50
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
Freescale Semiconductor xv
Contents
Paragraph
Number Title
Page
Number
12.11.6 Program Trace Overflow Error Messages ............................................................... 12-50
12.11.7 Program Trace Synchronization Messages.............................................................. 12-51
12.11.8 Enabling Program Trace .......................................................................................... 12-53
12.11.9 Program Trace Timing Diagrams (2 MDO/1 MSEO configuration)....................... 12-53
12.12 Data Trace....................................................................................................................12-54
12.12.1 Data Trace Messaging (DTM)................................................................................. 12-54
12.12.2 DTM Message Formats ........................................................................................... 12-55
12.12.2.1 Data Write Messages ........................................................................................... 12-55
12.12.2.2 Data Read Messages............................................................................................ 12-55
12.12.2.3 Data Trace Synchronization Messages................................................................ 12-56
12.12.3 DTM Operation........................................................................................................ 12-57
12.12.3.1 Data Trace Windowing........................................................................................12-57
12.12.3.2 Data Access/Instruction Access Data Tracing..................................................... 12-57
12.12.3.3 e200 Bus Cycle Special Cases............................................................................. 12-58
12.12.4 Data Trace Timing Diagrams(8 MDO/2 MSEO configuration).............................. 12-59
12.13 Data Acquisition Messaging........................................................................................ 12-59
12.13.1 Data Acquisition ID Tag Field................................................................................. 12-59
12.13.2 Data Acquisition Data Field .................................................................................... 12-60
12.13.3 Data Acquisition Trace Event.................................................................................. 12-60
12.14 Watchpoint Trace Messaging.......................................................................................12-60
12.14.1 Watchpoint Timing Diagram (2 MDO/1 MSEO configuration)..............................12-62
12.15 Nexus 3+ Read/Write Access to Memory-Mapped Resources.................................... 12-62
12.15.1 Single Write Access................................................................................................. 12-62
12.15.2 Block Write Access.................................................................................................. 12-63
12.15.3 Single Read Access.................................................................................................. 12-64
12.15.4 Block Read Access ..................................................................................................12-64
12.15.5 Error Handling......................................................................................................... 12-65
12.16 Nexus 3+ Pin Interface ................................................................................................ 12-66
12.16.1 Pins Implemented .................................................................................................... 12-66
12.16.2 Pin Protocol..............................................................................................................12-68
12.17 Rules for Output Messages.......................................................................................... 12-71
12.18 Auxiliary Port Arbitration............................................................................................ 12-71
12.19 Examples......................................................................................................................12-71
12.20 Electrical Characteristics ............................................................................................. 12-74
12.21 IEEE 1149.1 (JTAG) RD/WR Sequences.................................................................... 12-74
12.21.1 JTAG Sequence for Accessing Internal Nexus Registers........................................12-75
12.21.2 JTAG Sequence for Read Access of Memory-Mapped Resources .........................12-75
12.21.3 JTAG Sequence for Write Access of Memory-Mapped Resources......................... 12-76
Chapter 13 External Core Complex Interfaces
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
xvi Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
13.1 Overview........................................................................................................................13-1
13.2 Signal Index................................................................................................................... 13-2
13.3 Signal Descriptions........................................................................................................ 13-8
13.3.1 e200 Processor Clock (m_clk)...................................................................................13-8
13.3.2 Reset-Related Signals................................................................................................ 13-9
13.3.2.1 Power-On Reset (m_por)....................................................................................... 13-9
13.3.2.2 Reset (p_reset_b) ................................................................................................... 13-9
13.3.2.3 Watchdog Reset Status (p_wrs[0:1]) ..................................................................... 13-9
13.3.2.4 Debug Reset Control (p_dbrstc[0:1]) .................................................................. 13-10
13.3.2.5 Reset Base (p_rstbase[0:29])............................................................................... 13-10
13.3.2.6 Reset Endian Mode (p_rst_endmode) ................................................................. 13-10
13.3.2.7 Reset VLE Mode (p_rst_vlemode)...................................................................... 13-10
13.3.2.8 JTAG/OnCE Reset (j_trst_b)............................................................................... 13-10
13.3.3 Address and Data Buses .......................................................................................... 13-10
13.3.3.1 Address Bus (p_d_haddr[31:0], p_i_haddr[31:0]) .............................................. 13-11
13.3.3.2 Read Data Bus (p_d_hrdata[63:0], p_i_hrdata[63:0])......................................... 13-11
13.3.3.3 Write Data Bus (p_d_hwdata[63:0]).................................................................... 13-11
13.3.4 Transfer Attribute Signals........................................................................................ 13-12
13.3.4.1 Transfer Type (p_d_htrans[1:0], p_i_htrans[1:0])...............................................13-12
13.3.4.2 Write (p_d_hwrite, p_i_hwrite)...........................................................................13-12
13.3.4.3 Transfer Size (p_d_hsize[1:0], p_i_hsize[1:0]) ...................................................13-12
13.3.4.4 Burst Type (p_d_hburst[2:0], p_i_hburst[2:0]) ...................................................13-13
13.3.4.5 Protection Control (p_d_hprot[5:0], p_i_hprot[5:0]) .......................................... 13-14
13.3.4.6 Cache Way Replacement (p_i_wayrep[0:1]).......................................................13-15
13.3.5 Byte Lane Specification........................................................................................... 13-15
13.3.5.1 Unaligned Access (p_d_hunalign, p_i_hunalign)................................................ 13-16
13.3.5.2 Byte Strobes (p_d_hbstrb[7:0], p_i_hbstrb[7:0]).................................................13-16
13.3.6 Transfer Control Signals.......................................................................................... 13-22
13.3.6.1 Transfer Ready (p_d_hready, p_i_hready) .......................................................... 13-22
13.3.6.2 Transfer Response (p_d_hresp[2:0], p_i_hresp[1:0]).......................................... 13-22
13.3.7 AHB Clock Enable Signals...................................................................................... 13-23
13.3.7.1 Instruction AHB Clock Enable (p_i_ahb_clken).................................................13-23
13.3.7.2 Data AHB Clock Enable (p_d_ahb_clken).......................................................... 13-24
13.3.8 Master ID Configuration Signals............................................................................. 13-24
13.3.8.1 CPU Master ID (p_masterid[3:0])....................................................................... 13-24
13.3.8.2 Nexus Master ID (nex_masterid[3:0])................................................................. 13-24
13.3.9 Interrupt Signals....................................................................................................... 13-24
13.3.9.1 External Input Interrupt Request (p_extint_b).....................................................13-25
13.3.9.2 Critical Input Interrupt Request (p_critint_b)......................................................13-25
13.3.9.3 Non-Maskable Input Interrupt Request (p_nmi_b) .............................................13-25
13.3.9.4 Interrupt Pending (p_ipend)................................................................................. 13-25
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
Freescale Semiconductor xvii
Contents
Paragraph
Number Title
Page
Number
13.3.9.5 Autovector (p_avec_b) ........................................................................................ 13-25
13.3.9.6 Interrupt Vector Offset (p_voffset[0:15]) ............................................................13-26
13.3.9.7 Interrupt Vector Acknowledge (p_iack) ..............................................................13-26
13.3.9.8 Machine Check (p_mcp_b).................................................................................. 13-26
13.3.10 Lockstep Enable Signal (p_lkstep_en) .................................................................... 13-26
13.3.11 Cache Error Cross-signaling Signals....................................................................... 13-27
13.3.11.1 Cache Tag Error Out (p_cache_tagerr_out).........................................................13-27
13.3.11.2 Cache Data Error Out (p_cache_dataerr_out) .....................................................13-27
13.3.11.3 Cache Error Address Out (p_cerraddr_out[0:31])...............................................13-27
13.3.11.4 Cache Error Way(s) Out (p_cerrway_out[0:3])...................................................13-27
13.3.11.5 Cache Tag Error In (p_cache_tagerr_in) ............................................................. 13-28
13.3.11.6 Cache Data Error In (p_cache_dataerr_in)..........................................................13-28
13.3.11.7 Cache Error Way(s) In (p_cerrway_in[0:3])........................................................ 13-28
13.3.12 External Translation Alteration Signals................................................................... 13-28
13.3.12.1 External PID Enable (p_extpid_en)..................................................................... 13-28
13.3.12.2 External PID In (p_extpid[6:7])........................................................................... 13-29
13.3.13 Timer Facility Signals.............................................................................................. 13-29
13.3.13.1 Timer Disable (p_tbdisable) ................................................................................ 13-29
13.3.13.2 Timer External Clock (p_tbclk)........................................................................... 13-29
13.3.13.3 Timer Interrupt Status (p_tbint)........................................................................... 13-29
13.3.14 Processor Reservation Signals................................................................................. 13-29
13.3.14.1 CPU Reservation Status (p_rsrv)......................................................................... 13-29
13.3.14.2 CPU Reservation Clear (p_rsrv_clr).................................................................... 13-30
13.3.15 Miscellaneous Processor Signals............................................................................. 13-30
13.3.16 Processor State Signals............................................................................................ 13-31
13.3.16.1 Processor Mode (p_mode[0:3]) ........................................................................... 13-31
13.3.16.2 Processor Execution Pipeline Status (p_pstat_pipe0[0:5], p_pstat_pipe1[0:5])..13-31
13.3.16.3 Branch Prediction Status (p_brstat[0:1]) .............................................................13-33
13.3.16.4 Processor Exception Enable MSR values (p_msr_EE, p_msr_CE, p_msr_DE,
p_msr_ME)...................................................................................................... 13-33
13.3.16.5 Processor Return from Interrupt (p_rfi, p_rfci, p_rfdi, p_rfmci)......................... 13-33
13.3.16.6 Processor Machine Check (p_mcp_out)..............................................................13-33
13.3.17 Power Management Control Signals ....................................................................... 13-34
13.3.17.1 Low-Power Mode signals (p_doze, p_nap, p_sleep)...........................................13-34
13.3.17.2 Wakeup (p_wakeup) ............................................................................................ 13-34
13.3.18 Debug Event Input Signals......................................................................................13-35
13.3.18.1 Unconditional Debug Event (p_ude)...................................................................13-35
13.3.18.2 External Debug Event 1 (p_devt1) ...................................................................... 13-35
13.3.18.3 External Debug Event 2 (p_devt2) ...................................................................... 13-35
13.3.19 Debug Event Output Signals (p_devnt_out[0:7]).................................................... 13-35
13.3.20 Debug/Emulation (Nexus 1/ OnCE) Support Signals..............................................13-36
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
xviii Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
13.3.20.1 OnCE Enable (jd_en_once).................................................................................13-36
13.3.20.2 Debug Session (jd_debug_b)...............................................................................13-36
13.3.20.3 Debug Request (jd_de_b).................................................................................... 13-37
13.3.20.4 DE_b Active High Output Enable (jd_de_en).....................................................13-37
13.3.20.5 Processor Clock On (jd_mclk_on)....................................................................... 13-37
13.3.20.6 Watchpoint Events (jd_watchpt[0:21])................................................................ 13-37
13.3.21 Debug Lockstep Cross-signaling Signals................................................................ 13-37
13.3.21.1 Debug Request EDM In (p_dbgrq_edm_in)........................................................ 13-37
13.3.21.2 Debug Request EDM Out (p_dbgrq_edm_out)...................................................13-38
13.3.21.3 Debug Go Request In (p_dbg_go_in)..................................................................13-38
13.3.21.4 Debug Go Request Out (p_dbg_go_out) .............................................................13-38
13.3.21.5 Debug Nexus 3 Update_DR state In (p_nex3_updtdr_in)...................................13-38
13.3.21.6 Debug Nexus 3 Update_DR state Out (p_nex3_updtdr_out).............................. 13-38
13.3.22 Development Support (Nexus 3) Signals.................................................................13-39
13.3.23 JTAG Support Signals—Primary Interface .............................................................13-39
13.3.24 JTAG Support Signals—Support for External Registers.........................................13-40
13.3.25 JTAG ID Signals...................................................................................................... 13-43
13.3.25.1 JTAG ID Sequence (j_id_sequence[0:1])............................................................ 13-44
13.3.25.2 JTAG ID Sequence (j_id_sequence[2:9])............................................................ 13-44
13.3.25.3 JTAG ID Version (j_id_version[0:3])..................................................................13-44
13.4 Timing Diagrams ......................................................................................................... 13-45
13.4.1 AHB Clock Enable and the Internal HCLK ............................................................ 13-45
13.4.2 Processor Instruction/Data Transfers....................................................................... 13-46
13.4.2.1 Basic Read Transfer Cycles................................................................................. 13-47
13.4.2.1.1 Clock 1 (C1) .................................................................................................... 13-48
13.4.2.1.2 Clock 2 (C2) .................................................................................................... 13-48
13.4.2.1.3 Clock 3 (C3) .................................................................................................... 13-48
13.4.2.1.4 Clock 4 (C4) .................................................................................................... 13-48
13.4.2.2 Read Transfer with Wait State ............................................................................. 13-48
13.4.2.3 Basic Write Transfer Cycles ................................................................................ 13-50
13.4.2.3.1 Clock 1 (C1) .................................................................................................... 13-50
13.4.2.3.2 Clock 2 (C2) .................................................................................................... 13-50
13.4.2.3.3 Clock 3 (C3) .................................................................................................... 13-51
13.4.2.3.4 Clock 4 (C4) .................................................................................................... 13-51
13.4.2.4 Write Transfer with Wait States........................................................................... 13-52
13.4.2.5 Read and Write Transfers .................................................................................... 13-53
13.4.2.6 Misaligned Accesses............................................................................................ 13-57
13.4.2.7 Burst Accesses..................................................................................................... 13-59
13.4.2.8 Error Termination Operation ............................................................................... 13-63
13.4.3 Cache Error Cross-Signaling Operation.................................................................. 13-67
13.4.3.1 Cross-Signaling with Machine Check Operation Selected.................................. 13-68
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
Freescale Semiconductor xix
Contents
Paragraph
Number Title
Page
Number
13.4.3.2 Cross-Signaling with Auto-Invalidation Operation Selected .............................. 13-69
13.4.4 Debug Lockstep Cross-signaling Operation............................................................13-77
13.4.4.1 Debug Entry Cross-Signaling.............................................................................. 13-78
13.4.4.2 Debug Exit Cross-Signaling................................................................................13-81
13.4.4.3 Update_DR State Cross-Signaling ...................................................................... 13-84
13.4.5 Power Management ................................................................................................. 13-86
13.4.6 Interrupt Interface .................................................................................................... 13-86
13.4.7 Time Base Interface................................................................................................. 13-90
13.4.8 JTAG Test Interface................................................................................................. 13-90
Appendix A
Register Summary
Appendix B
Revision History
e200z4 Power Architecture™ Core Reference Manual, Rev. 0
xx Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660
  • Page 661 661
  • Page 662 662
  • Page 663 663
  • Page 664 664
  • Page 665 665
  • Page 666 666
  • Page 667 667
  • Page 668 668
  • Page 669 669
  • Page 670 670
  • Page 671 671
  • Page 672 672
  • Page 673 673
  • Page 674 674
  • Page 675 675
  • Page 676 676
  • Page 677 677
  • Page 678 678
  • Page 679 679
  • Page 680 680
  • Page 681 681
  • Page 682 682
  • Page 683 683
  • Page 684 684
  • Page 685 685
  • Page 686 686
  • Page 687 687
  • Page 688 688
  • Page 689 689
  • Page 690 690
  • Page 691 691
  • Page 692 692
  • Page 693 693
  • Page 694 694
  • Page 695 695
  • Page 696 696
  • Page 697 697
  • Page 698 698
  • Page 699 699
  • Page 700 700
  • Page 701 701
  • Page 702 702
  • Page 703 703
  • Page 704 704
  • Page 705 705
  • Page 706 706
  • Page 707 707
  • Page 708 708
  • Page 709 709
  • Page 710 710
  • Page 711 711
  • Page 712 712
  • Page 713 713
  • Page 714 714
  • Page 715 715
  • Page 716 716
  • Page 717 717
  • Page 718 718
  • Page 719 719
  • Page 720 720
  • Page 721 721
  • Page 722 722
  • Page 723 723
  • Page 724 724
  • Page 725 725
  • Page 726 726
  • Page 727 727
  • Page 728 728
  • Page 729 729
  • Page 730 730
  • Page 731 731
  • Page 732 732
  • Page 733 733
  • Page 734 734
  • Page 735 735
  • Page 736 736
  • Page 737 737
  • Page 738 738
  • Page 739 739
  • Page 740 740
  • Page 741 741
  • Page 742 742
  • Page 743 743
  • Page 744 744
  • Page 745 745
  • Page 746 746
  • Page 747 747
  • Page 748 748
  • Page 749 749
  • Page 750 750
  • Page 751 751
  • Page 752 752
  • Page 753 753
  • Page 754 754
  • Page 755 755
  • Page 756 756
  • Page 757 757
  • Page 758 758
  • Page 759 759
  • Page 760 760
  • Page 761 761
  • Page 762 762
  • Page 763 763
  • Page 764 764
  • Page 765 765
  • Page 766 766
  • Page 767 767
  • Page 768 768
  • Page 769 769
  • Page 770 770
  • Page 771 771
  • Page 772 772
  • Page 773 773
  • Page 774 774
  • Page 775 775
  • Page 776 776
  • Page 777 777
  • Page 778 778
  • Page 779 779
  • Page 780 780
  • Page 781 781
  • Page 782 782
  • Page 783 783
  • Page 784 784
  • Page 785 785
  • Page 786 786
  • Page 787 787
  • Page 788 788
  • Page 789 789
  • Page 790 790
  • Page 791 791
  • Page 792 792
  • Page 793 793
  • Page 794 794
  • Page 795 795
  • Page 796 796
  • Page 797 797
  • Page 798 798
  • Page 799 799
  • Page 800 800
  • Page 801 801
  • Page 802 802
  • Page 803 803
  • Page 804 804
  • Page 805 805
  • Page 806 806
  • Page 807 807
  • Page 808 808
  • Page 809 809
  • Page 810 810
  • Page 811 811
  • Page 812 812
  • Page 813 813
  • Page 814 814
  • Page 815 815
  • Page 816 816
  • Page 817 817
  • Page 818 818
  • Page 819 819
  • Page 820 820
  • Page 821 821
  • Page 822 822
  • Page 823 823
  • Page 824 824
  • Page 825 825
  • Page 826 826
  • Page 827 827
  • Page 828 828
  • Page 829 829
  • Page 830 830
  • Page 831 831
  • Page 832 832
  • Page 833 833
  • Page 834 834
  • Page 835 835
  • Page 836 836
  • Page 837 837
  • Page 838 838
  • Page 839 839
  • Page 840 840
  • Page 841 841
  • Page 842 842
  • Page 843 843
  • Page 844 844
  • Page 845 845
  • Page 846 846
  • Page 847 847
  • Page 848 848
  • Page 849 849
  • Page 850 850
  • Page 851 851
  • Page 852 852
  • Page 853 853
  • Page 854 854
  • Page 855 855
  • Page 856 856
  • Page 857 857
  • Page 858 858
  • Page 859 859
  • Page 860 860
  • Page 861 861
  • Page 862 862
  • Page 863 863
  • Page 864 864
  • Page 865 865
  • Page 866 866

NXP MPC564xB-C Reference guide

Type
Reference guide
This manual is also suitable for

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI