Hitachi H8/3044 User manual

Type
User manual
Hitachi Single-Chip Microcomputer
H8/3048 Series
H8/3048
HD64F3048, HD6473048, HD6433048
H8/3047
HD6433047
H8/3045
HD6433045
H8/3044
HD6433044
Hardware Manual
ADE-602-073B
www.DataSheet4U.com
Preface
The H8/3048 Series is a series of high-performance microcontrollers that integrate system
supporting functions together with an H8/300H CPU core.
The H8/300H CPU has a 32-bit internal architecture with sixteen 16-bit general registers, and a
concise, optimized instruction set designed for speed. It can address a 16-Mbyte linear address
space.
The on-chip supporting functions include ROM, RAM, a 16-bit integrated timer unit (ITU), a
programmable timing pattern controller (TPC), a watchdog timer (WDT), a serial communication
interface (SCI), an A/D converter, a D/A converter, I/O ports, a direct memory access controller
(DMAC), a refresh controller, and other facilities. Of the two SCI channels, one has been
expanded to support the ISO/IEC7816-3 smart card interface. Functions have also been added to
reduce power consumption in battery-powered applications: individual modules can be placed in
standby, and the frequency of the system clock supplied to the chip can be divided down under
software control.
The address space is divided into eight areas. The data bus width and access cycle length can be
selected independently in each area, simplifying the connection of different types of memory.
Seven operating modes (modes 1 to 7) are provided, offering a choice of data bus width and
address space size.
With these features, the H8/3048 Series can be used to implement compact, high-performance
systems easily.
In addition to its masked-ROM versions, the H8/3048 Series has a ZTATâ„¢*
1
version with user-
programmable on-chip PROM and an F-ZTATâ„¢*
2
version with on-chip flash memory that can be
programmed on-board. These versions enable users to respond quickly and flexibly to changing
application specifications.
This manual describes the H8/3048 Series hardware. For details of the instruction set, refer to the
H8/300H Series Programming Manual.
Notes: 1. ZTATâ„¢ (Zero Turn-Around-time) is a trademark of Hitachi, Ltd.
2. F-ZTATâ„¢ (Flexible ZTAT) is a trademark of Hitachi, Ltd.
www.DataSheet4U.com
Contents
Section 1 Overview...................................................................................................... 1
1.1 Overview......................................................................................................................... 1
1.2 Block Diagram................................................................................................................5
1.3 Pin Description ............................................................................................................... 6
1.3.1 Pin Arrangement............................................................................................. 6
1.3.2 Pin Assignments in Each Mode...................................................................... 7
1.3.3 Pin Functions.................................................................................................. 10
Section 2 CPU............................................................................................................... 15
2.1 Overview......................................................................................................................... 15
2.1.1 Features........................................................................................................... 15
2.1.2 Differences from H8/300 CPU....................................................................... 16
2.2 CPU Operating Modes.................................................................................................... 17
2.3 Address Space................................................................................................................. 18
2.4 Register Configuration.................................................................................................... 19
2.4.1 Overview......................................................................................................... 19
2.4.2 General Registers............................................................................................ 20
2.4.3 Control Registers............................................................................................ 21
2.4.4 Initial CPU Register Values............................................................................ 22
2.5 Data Formats................................................................................................................... 23
2.5.1 General Register Data Formats....................................................................... 23
2.5.2 Memory Data Formats.................................................................................... 25
2.6 Instruction Set................................................................................................................. 26
2.6.1 Instruction Set Overview ................................................................................ 26
2.6.2 Instructions and Addressing Modes................................................................ 27
2.6.3 Tables of Instructions Classified by Function................................................. 28
2.6.4 Basic Instruction Formats............................................................................... 38
2.6.5 Notes on Use of Bit Manipulation Instructions.............................................. 39
2.7 Addressing Modes and Effective Address Calculation .................................................. 39
2.7.1 Addressing Modes.......................................................................................... 39
2.7.2 Effective Address Calculation ........................................................................ 42
2.8 Processing States ............................................................................................................46
2.8.1 Overview......................................................................................................... 46
2.8.2 Program Execution State ................................................................................ 47
2.8.3 Exception-Handling State............................................................................... 47
2.8.4 Exception-Handling Sequences...................................................................... 49
2.8.5 Bus-Released State ......................................................................................... 50
2.8.6 Reset State ...................................................................................................... 50
2.8.7 Power-Down State .......................................................................................... 50
www.DataSheet4U.com
2.9 Basic Operational Timing............................................................................................... 51
2.9.1 Overview......................................................................................................... 51
2.9.2 On-Chip Memory Access Timing................................................................... 51
2.9.3 On-Chip Supporting Module Access Timing................................................. 53
2.9.4 Access to External Address Space.................................................................. 54
Section 3 MCU Operating Modes........................................................................... 55
3.1 Overview......................................................................................................................... 55
3.1.1 Operating Mode Selection.............................................................................. 55
3.1.2 Register Configuration.................................................................................... 56
3.2 Mode Control Register (MDCR).................................................................................... 57
3.3 System Control Register (SYSCR)................................................................................. 58
3.4 Operating Mode Descriptions......................................................................................... 60
3.4.1 Mode 1............................................................................................................ 60
3.4.2 Mode 2............................................................................................................ 60
3.4.3 Mode 3............................................................................................................ 60
3.4.4 Mode 4............................................................................................................ 60
3.4.5 Mode 5............................................................................................................ 60
3.4.6 Mode 6 ........................................................................................................... 60
3.4.7 Mode 7 ........................................................................................................... 61
3.5 Pin Functions in Each Operating Mode.......................................................................... 61
3.6 Memory Map in Each Operating Mode.......................................................................... 61
Section 4 Exception Handling.................................................................................. 71
4.1 Overview......................................................................................................................... 71
4.1.1 Exception Handling Types and Priority.......................................................... 71
4.1.2 Exception Handling Operation....................................................................... 71
4.1.3 Exception Vector Table................................................................................... 72
4.2 Reset ............................................................................................................................... 73
4.2.1 Overview......................................................................................................... 73
4.2.2 Reset Sequence............................................................................................... 73
4.2.3 Interrupts after Reset....................................................................................... 76
4.3 Interrupts......................................................................................................................... 77
4.4 Trap Instruction............................................................................................................... 78
4.5 Stack Status after Exception Handling........................................................................... 79
4.6 Notes on Stack Usage..................................................................................................... 80
Section 5 Interrupt Controller................................................................................... 81
5.1 Overview......................................................................................................................... 81
5.1.1 Features........................................................................................................... 81
5.1.2 Block Diagram................................................................................................ 82
www.DataSheet4U.com
5.1.3 Pin Configuration............................................................................................ 83
5.1.4 Register Configuration.................................................................................... 83
5.2 Register Descriptions...................................................................................................... 84
5.2.1 System Control Register (SYSCR)................................................................. 84
5.2.2 Interrupt Priority Registers A and B (IPRA, IPRB)....................................... 85
5.2.3 IRQ Status Register (ISR) .............................................................................. 92
5.2.4 IRQ Enable Register (IER)............................................................................. 93
5.2.5 IRQ Sense Control Register (ISCR)............................................................... 94
5.3 Interrupt Sources............................................................................................................. 95
5.3.1 External Interrupts.......................................................................................... 95
5.3.2 Internal Interrupts ........................................................................................... 96
5.3.3 Interrupt Vector Table..................................................................................... 96
5.4 Interrupt Operation ......................................................................................................... 100
5.4.1 Interrupt Handling Process............................................................................. 100
5.4.2 Interrupt Sequence.......................................................................................... 105
5.4.3 Interrupt Response Time................................................................................. 106
5.5 Usage Notes.................................................................................................................... 107
5.5.1 Contention between Interrupt and Interrupt-Disabling Instruction................ 107
5.5.2 Instructions that Inhibit Interrupts.................................................................. 108
5.5.3 Interrupts during EEPMOV Instruction Execution......................................... 108
5.5.4 Notes on External Interrup to during Use....................................................... 108
Section 6 Bus Controller............................................................................................ 111
6.1 Overview......................................................................................................................... 111
6.1.1 Features........................................................................................................... 111
6.1.2 Block Diagram................................................................................................ 112
6.1.3 Input/Output Pins............................................................................................ 113
6.1.4 Register Configuration.................................................................................... 113
6.2 Register Descriptions...................................................................................................... 114
6.2.1 Bus Width Control Register (ABWCR) ......................................................... 114
6.2.2 Access State Control Register (ASTCR)........................................................ 115
6.2.3 Wait Control Register (WCR)......................................................................... 116
6.2.4 Wait State Controller Enable Register (WCER)............................................. 117
6.2.5 Bus Release Control Register (BRCR)........................................................... 118
6.2.6 Chip Select Control Register (CSCR) ............................................................ 119
6.3 Operation ........................................................................................................................ 121
6.3.1 Area Division.................................................................................................. 121
6.3.2 Chip Select Signals......................................................................................... 123
6.3.3 Data Bus.......................................................................................................... 124
6.3.4 Bus Control Signal Timing............................................................................. 125
6.3.5 Wait Modes..................................................................................................... 133
www.DataSheet4U.com
6.3.6 Interconnections with Memory (Example)..................................................... 139
6.3.7 Bus Arbiter Operation..................................................................................... 141
6.4 Usage Notes.................................................................................................................... 144
6.4.1 Connection to Dynamic RAM and Pseudo-Static RAM................................ 144
6.4.2 Register Write Timing .................................................................................... 144
6.4.3 BREQ Input Timing........................................................................................ 144
6.4.4 Transition to Software Standby Mode............................................................ 146
Section 7 Refresh Controller .................................................................................... 147
7.1 Overview......................................................................................................................... 147
7.1.1 Features........................................................................................................... 147
7.1.2 Block Diagram................................................................................................ 148
7.1.3 Input/Output Pins............................................................................................ 149
7.1.4 Register Configuration.................................................................................... 149
7.2 Register Descriptions...................................................................................................... 150
7.2.1 Refresh Control Register (RFSHCR) ............................................................. 150
7.2.2 Refresh Timer Control/Status Register (RTMCSR) ....................................... 153
7.2.3 Refresh Timer Counter (RTCNT)................................................................... 155
7.2.4 Refresh Time Constant Register (RTCOR) .................................................... 155
7.3 Operation ........................................................................................................................ 156
7.3.1 Overview......................................................................................................... 156
7.3.2 DRAM Refresh Control.................................................................................. 157
7.3.3 Pseudo-Static RAM Refresh Control.............................................................. 172
7.3.4 Interval Timing ............................................................................................... 177
7.4 Interrupt Source.............................................................................................................. 183
7.5 Usage Notes.................................................................................................................... 183
Section 8 DMA Controller........................................................................................ 185
8.1 Overview......................................................................................................................... 185
8.1.1 Features........................................................................................................... 185
8.1.2 Block Diagram................................................................................................ 186
8.1.3 Functional Overview....................................................................................... 187
8.1.4 Input/Output Pins............................................................................................ 188
8.1.5 Register Configuration.................................................................................... 188
8.2 Register Descriptions (Short Address Mode)................................................................. 190
8.2.1 Memory Address Registers (MAR)................................................................ 190
8.2.2 I/O Address Registers (IOAR)........................................................................ 191
8.2.3 Execute Transfer Count Registers (ETCR)..................................................... 191
8.2.4 Data Transfer Control Registers (DTCR)....................................................... 193
8.3 Register Descriptions (Full Address Mode)................................................................... 196
8.3.1 Memory Address Registers (MAR)................................................................ 196
www.DataSheet4U.com
8.3.2 I/O Address Registers (IOAR)........................................................................ 196
8.3.3 Execute Transfer Count Registers (ETCR)..................................................... 197
8.3.4 Data Transfer Control Registers (DTCR)....................................................... 199
8.4 Operation ........................................................................................................................ 205
8.4.1 Overview......................................................................................................... 205
8.4.2 I/O Mode......................................................................................................... 207
8.4.3 Idle Mode........................................................................................................ 209
8.4.4 Repeat Mode................................................................................................... 212
8.4.5 Normal Mode.................................................................................................. 215
8.4.6 Block Transfer Mode...................................................................................... 218
8.4.7 DMAC Activation........................................................................................... 223
8.4.8 DMAC Bus Cycle........................................................................................... 225
8.4.9 Multiple-Channel Operation........................................................................... 231
8.4.10 External Bus Requests, Refresh Controller, and DMAC................................ 232
8.4.11 NMI Interrupts and DMAC ............................................................................ 233
8.4.12 Aborting a DMA Transfer .............................................................................. 234
8.4.13 Exiting Full Address Mode............................................................................. 235
8.4.14 DMAC States in Reset State, Standby Modes, and Sleep Mode.................... 236
8.5 Interrupts......................................................................................................................... 237
8.6 Usage Notes.................................................................................................................... 238
8.6.1 Note on Word Data Transfer........................................................................... 238
8.6.2 DMAC Self-Access ........................................................................................ 238
8.6.3 Longword Access to Memory Address Registers........................................... 238
8.6.4 Note on Full Address Mode Setup.................................................................. 238
8.6.5 Note on Activating DMAC by Internal Interrupts.......................................... 239
8.6.6 NMI Interrupts and Block Transfer Mode...................................................... 240
8.6.7 Memory and I/O Address Register Values ..................................................... 240
8.6.8 Bus Cycle when Transfer is Aborted.............................................................. 241
Section 9 I/O Ports....................................................................................................... 243
9.1 Overview......................................................................................................................... 243
9.2 Port 1............................................................................................................................... 246
9.2.1 Overview......................................................................................................... 246
9.2.2 Register Descriptions...................................................................................... 247
9.3 Port 2............................................................................................................................... 249
9.3.1 Overview......................................................................................................... 249
9.3.2 Register Descriptions...................................................................................... 250
9.4 Port 3............................................................................................................................... 253
9.4.1 Overview......................................................................................................... 253
9.4.2 Register Descriptions...................................................................................... 253
9.5 Port 4............................................................................................................................... 255
www.DataSheet4U.com
9.5.1 Overview......................................................................................................... 255
9.5.2 Register Descriptions...................................................................................... 256
9.6 Port 5............................................................................................................................... 259
9.6.1 Overview......................................................................................................... 259
9.6.2 Register Descriptions...................................................................................... 259
9.7 Port 6............................................................................................................................... 262
9.7.1 Overview......................................................................................................... 262
9.7.2 Register Descriptions...................................................................................... 262
9.8 Port 7............................................................................................................................... 265
9.8.1 Overview......................................................................................................... 265
9.8.2 Register Description ....................................................................................... 266
9.9 Port 8............................................................................................................................... 267
9.9.1 Overview......................................................................................................... 267
9.9.2 Register Descriptions...................................................................................... 268
9.10 Port 9............................................................................................................................... 272
9.10.1 Overview......................................................................................................... 272
9.10.2 Register Descriptions...................................................................................... 272
9.11 Port A.............................................................................................................................. 276
9.11.1 Overview......................................................................................................... 276
9.11.2 Register Descriptions...................................................................................... 278
9.11.3 Pin Functions.................................................................................................. 279
9.12 Port B.............................................................................................................................. 284
9.12.1 Overview......................................................................................................... 284
9.12.2 Register Descriptions...................................................................................... 286
9.12.3 Pin Functions.................................................................................................. 288
Section 10 16-Bit Integrated Timer Unit (ITU)..................................................... 295
10.1 Overview......................................................................................................................... 295
10.1.1 Features........................................................................................................... 295
10.1.2 Block Diagrams.............................................................................................. 298
10.1.3 Input/Output Pins............................................................................................ 303
10.1.4 Register Configuration.................................................................................... 304
10.2 Register Descriptions...................................................................................................... 307
10.2.1 Timer Start Register (TSTR) .......................................................................... 307
10.2.2 Timer Synchro Register (TSNC).................................................................... 308
10.2.3 Timer Mode Register (TMDR)....................................................................... 310
10.2.4 Timer Function Control Register (TFCR) ...................................................... 313
10.2.5 Timer Output Master Enable Register (TOER).............................................. 315
10.2.6 Timer Output Control Register (TOCR)......................................................... 318
10.2.7 Timer Counters (TCNT)................................................................................. 319
10.2.8 General Registers (GRA, GRB) ..................................................................... 320
www.DataSheet4U.com
10.2.9 Buffer Registers (BRA, BRB) ........................................................................ 321
10.2.10 Timer Control Registers (TCR)...................................................................... 322
10.2.11 Timer I/O Control Register (TIOR)................................................................ 324
10.2.12 Timer Status Register (TSR)........................................................................... 326
10.2.13 Timer Interrupt Enable Register (TIER)......................................................... 329
10.3 CPU Interface ................................................................................................................. 331
10.3.1 16-Bit Accessible Registers............................................................................ 331
10.3.2 8-Bit Accessible Registers.............................................................................. 333
10.4 Operation ........................................................................................................................ 335
10.4.1 Overview......................................................................................................... 335
10.4.2 Basic Functions............................................................................................... 336
10.4.3 Synchronization.............................................................................................. 346
10.4.4 PWM Mode .................................................................................................... 348
10.4.5 Reset-Synchronized PWM Mode................................................................... 352
10.4.6 Complementary PWM Mode.......................................................................... 355
10.4.7 Phase Counting Mode..................................................................................... 365
10.4.8 Buffering......................................................................................................... 367
10.4.9 ITU Output Timing......................................................................................... 374
10.5 Interrupts......................................................................................................................... 376
10.5.1 Setting of Status Flags.................................................................................... 376
10.5.2 Clearing of Status Flags.................................................................................. 378
10.5.3 Interrupt Sources and DMA Controller Activation ........................................ 379
10.6 Usage Notes.................................................................................................................... 380
Section 11 Programmable Timing Pattern Controller......................................... 395
11.1 Overview......................................................................................................................... 395
11.1.1 Features........................................................................................................... 395
11.1.2 Block Diagram................................................................................................ 396
11.1.3 TPC Pins......................................................................................................... 397
11.1.4 Registers ......................................................................................................... 398
11.2 Register Descriptions...................................................................................................... 399
11.2.1 Port A Data Direction Register (PADDR)...................................................... 399
11.2.2 Port A Data Register (PADR)......................................................................... 399
11.2.3 Port B Data Direction Register (PBDDR)...................................................... 400
11.2.4 Port B Data Register (PBDR)......................................................................... 400
11.2.5 Next Data Register A (NDRA)....................................................................... 401
11.2.6 Next Data Register B (NDRB) ....................................................................... 403
11.2.7 Next Data Enable Register A (NDERA) ........................................................ 405
11.2.8 Next Data Enable Register B (NDERB)......................................................... 406
11.2.9 TPC Output Control Register (TPCR)............................................................ 407
11.2.10 TPC Output Mode Register (TPMR).............................................................. 410
www.DataSheet4U.com
11.3 Operation ........................................................................................................................... 412
11.3.1 Overview......................................................................................................... 412
11.3.2 Output Timing................................................................................................. 413
11.3.3 Normal TPC Output........................................................................................ 414
11.3.4 Non-Overlapping TPC Output........................................................................ 416
11.3.5 TPC Output Triggering by Input Capture....................................................... 418
11.4 Usage Notes.................................................................................................................... 419
11.4.1 Operation of TPC Output Pins........................................................................ 419
11.4.2 Note on Non-Overlapping Output.................................................................. 419
Section 12 Watchdog Timer........................................................................................ 421
12.1 Overview......................................................................................................................... 421
12.1.1 Features........................................................................................................... 421
12.1.2 Block Diagram................................................................................................ 422
12.1.3 Pin Configuration............................................................................................ 422
12.1.4 Register Configuration.................................................................................... 423
12.2 Register Descriptions...................................................................................................... 424
12.2.1 Timer Counter (TCNT)................................................................................... 424
12.2.2 Timer Control/Status Register (TCSR)........................................................... 425
12.2.3 Reset Control/Status Register (RSTCSR) ...................................................... 427
12.2.4 Notes on Register Access ............................................................................... 429
12.3 Operation ........................................................................................................................ 431
12.3.1 Watchdog Timer Operation............................................................................. 431
12.3.2 Interval Timer Operation ................................................................................ 432
12.3.3 Timing of Setting of Overflow Flag (OVF).................................................... 433
12.3.4 Timing of Setting of Watchdog Timer Reset Bit (WRST) ............................. 434
12.4 Interrupts......................................................................................................................... 435
12.5 Usage Notes.................................................................................................................... 435
Section 13 Serial Communication Interface........................................................... 437
13.1 Overview......................................................................................................................... 437
13.1.1 Features........................................................................................................... 437
13.1.2 Block Diagram................................................................................................ 439
13.1.3 Input/Output Pins............................................................................................ 440
13.1.4 Register Configuration.................................................................................... 440
13.2 Register Descriptions...................................................................................................... 441
13.2.1 Receive Shift Register (RSR) ......................................................................... 441
13.2.2 Receive Data Register (RDR)......................................................................... 441
13.2.3 Transmit Shift Register (TSR)........................................................................ 442
13.2.4 Transmit Data Register (TDR)........................................................................ 442
13.2.5 Serial Mode Register (SMR).......................................................................... 443
www.DataSheet4U.com
13.2.6 Serial Control Register (SCR)........................................................................ 447
13.2.7 Serial Status Register (SSR)........................................................................... 451
13.2.8 Bit Rate Register (BRR)................................................................................. 455
13.3 Operation ........................................................................................................................ 464
13.3.1 Overview......................................................................................................... 464
13.3.2 Operation in Asynchronous Mode.................................................................. 466
13.3.3 Multiprocessor Communication ..................................................................... 475
13.3.4 Synchronous Operation .................................................................................. 482
13.4 SCI Interrupts.................................................................................................................. 491
13.5 Usage Notes.................................................................................................................... 492
Section 14 Smart Card Interface................................................................................ 497
14.1 Overview......................................................................................................................... 497
14.1.1 Features........................................................................................................... 497
14.1.2 Block Diagram................................................................................................ 498
14.1.3 Input/Output Pins............................................................................................ 499
14.1.4 Register Configuration.................................................................................... 499
14.2 Register Descriptions...................................................................................................... 500
14.2.1 Smart Card Mode Register (SCMR)............................................................... 500
14.2.2 Serial Status Register (SSR)........................................................................... 501
14.2.3 Serial Mode Register (SMR).......................................................................... 503
14.2.4 Serial Control Register (SCR)........................................................................ 504
14.3 Operation ........................................................................................................................ 505
14.3.1 Overview......................................................................................................... 505
14.3.2 Pin Connections.............................................................................................. 505
14.3.3 Data Format.................................................................................................... 506
14.3.4 Register Settings............................................................................................. 508
14.3.5 Clock............................................................................................................... 510
14.3.6 Transmitting and Receiving Data ................................................................... 512
14.4 Usage Notes.................................................................................................................... 519
Section 15 A/D Converter............................................................................................ 523
15.1 Overview......................................................................................................................... 523
15.1.1 Features........................................................................................................... 523
15.1.2 Block Diagram................................................................................................ 524
15.1.3 Input Pins........................................................................................................ 525
15.1.4 Register Configuration.................................................................................... 526
15.2 Register Descriptions...................................................................................................... 527
15.2.1 A/D Data Registers A to D (ADDRA to ADDRD)........................................ 527
15.2.2 A/D Control/Status Register (ADCSR).......................................................... 528
15.2.3 A/D Control Register (ADCR)....................................................................... 531
www.DataSheet4U.com
15.3 CPU Interface ................................................................................................................. 532
15.4 Operation ........................................................................................................................ 533
15.4.1 Single Mode (SCAN = 0)............................................................................... 533
15.4.2 Scan Mode (SCAN = 1).................................................................................. 535
15.4.3 Input Sampling and A/D Conversion Time .................................................... 537
15.4.4 External Trigger Input Timing........................................................................ 538
15.5 Interrupts......................................................................................................................... 539
15.6 Usage Notes.................................................................................................................... 539
Section 16 D/A Converter............................................................................................ 545
16.1 Overview......................................................................................................................... 545
16.1.1 Features........................................................................................................... 545
16.1.2 Block Diagram................................................................................................ 545
16.1.3 Input/Output Pins............................................................................................ 546
16.1.4 Register Configuration.................................................................................... 546
16.2 Register Descriptions...................................................................................................... 547
16.2.1 D/A Data Registers 0 and 1 (DADR0/1) ........................................................ 547
16.2.2 D/A Control Register (DACR) ....................................................................... 547
16.2.3 D/A Standby Control Register (DASTCR)..................................................... 549
16.3 Operation ........................................................................................................................ 550
16.4 D/A Output Control........................................................................................................ 551
16.5 Usage Notes.................................................................................................................... 551
Section 17 RAM............................................................................................................. 553
17.1 Overview......................................................................................................................... 553
17.1.1 Block Diagram................................................................................................ 553
17.1.2 Register Configuration.................................................................................... 554
17.2 System Control Register (SYSCR)................................................................................. 555
17.3 Operation ........................................................................................................................ 556
Section 18 ROM.............................................................................................................. 557
18.1 Overview......................................................................................................................... 557
18.1.1 Block Diagram................................................................................................ 558
18.2 PROM Mode................................................................................................................... 559
18.2.1 PROM Mode Setting ...................................................................................... 559
18.2.2 Socket Adapter and Memory Map.................................................................. 559
18.3 PROM Programming...................................................................................................... 562
18.3.1 Programming and Verification........................................................................ 562
18.3.2 Programming Precautions............................................................................... 567
18.3.3 Reliability of Programmed Data..................................................................... 568
18.4 Flash Memory Overview ................................................................................................ 569
www.DataSheet4U.com
18.4.1 Flash Memory Operation................................................................................ 569
18.4.2 Mode Programming and Flash Memory Address Space................................ 570
18.4.3 Features........................................................................................................... 570
18.4.4 Block Diagram................................................................................................ 572
18.4.5 Input/Output Pins............................................................................................ 573
18.4.6 Register Configuration.................................................................................... 573
18.5 Flash Memory Register Descriptions ............................................................................. 574
18.5.1 Flash Memory Control Register ..................................................................... 574
18.5.2 Erase Block Register 1.................................................................................... 577
18.5.3 Erase Block Register 2.................................................................................... 578
18.5.4 RAM Control Register (RAMCR).................................................................. 580
18.6 On-Board Programming Modes ..................................................................................... 582
18.6.1 Boot Mode...................................................................................................... 582
18.6.2 User Program Mode........................................................................................ 587
18.7 Programming and Erasing Flash Memory...................................................................... 589
18.7.1 Program Mode................................................................................................ 590
18.7.2 Program-Verify Mode..................................................................................... 590
18.7.3 Programming Flowchart and Sample Program............................................... 591
18.7.4 Erase Mode..................................................................................................... 593
18.7.5 Erase-Verify Mode.......................................................................................... 594
18.7.6 Erasing Flowchart and Sample Program ........................................................ 595
18.7.7 Prewrite-Verify Mode..................................................................................... 607
18.7.8 Protect Modes................................................................................................. 607
18.7.9 NMI Input Masking........................................................................................ 610
18.8 Flash Memory Emulation by RAM................................................................................ 611
18.9 PROM Mode................................................................................................................... 613
18.9.1 PROM Mode Setting ...................................................................................... 613
18.9.2 Socket Adapter and Memory Map.................................................................. 614
18.9.3 Operation in PROM Mode.............................................................................. 616
18.10 Flash Memory Programming and Erasing Precautions.................................................. 624
Section 19 Clock Pulse Generator............................................................................. 633
19.1 Overview......................................................................................................................... 633
19.1.1 Block Diagram................................................................................................ 633
19.2 Oscillator Circuit ............................................................................................................ 634
19.2.1 Connecting a Crystal Resonator ..................................................................... 634
19.2.2 External Clock Input....................................................................................... 636
19.3 Duty Adjustment Circuit................................................................................................. 639
19.4 Prescalers........................................................................................................................ 639
19.5 Frequency Divider .......................................................................................................... 639
19.5.1 Register Configuration.................................................................................... 639
www.DataSheet4U.com
19.5.2 Division Control Register (DIVCR)............................................................... 639
19.5.3 Usage Notes.................................................................................................... 640
Section 20 Power-Down State.................................................................................... 641
20.1 Overview......................................................................................................................... 641
20.2 Register Configuration.................................................................................................... 643
20.2.1 System Control Register (SYSCR)................................................................. 643
20.2.2 Module Standby Control Register (MSTCR)................................................. 645
20.3 Sleep Mode..................................................................................................................... 647
20.3.1 Transition to Sleep Mode................................................................................ 647
20.3.2 Exit from Sleep Mode..................................................................................... 647
20.4 Software Standby Mode ................................................................................................. 648
20.4.1 Transition to Software Standby Mode............................................................ 648
20.4.2 Exit from Software Standby Mode................................................................. 648
20.4.3 Selection of Waiting Time for Exit from Software Standby Mode ................ 649
20.4.4 Sample Application of Software Standby Mode............................................ 650
20.4.5 Note................................................................................................................. 650
20.5 Hardware Standby Mode................................................................................................ 651
20.5.1 Transition to Hardware Standby Mode........................................................... 651
20.5.2 Exit from Hardware Standby Mode................................................................ 651
20.5.3 Timing for Hardware Standby Mode.............................................................. 651
20.6 Module Standby Function............................................................................................... 652
20.6.1 Module Standby Timing................................................................................. 652
20.6.2 Read/Write in Module Standby...................................................................... 652
20.6.3 Usage Notes.................................................................................................... 652
20.7 System Clock Output Disabling Function...................................................................... 653
Section 21 Electrical Characteristics........................................................................ 649
21.1 Absolute Maximum Ratings........................................................................................... 649
21.2 Electrical Characteristics of Masked ROM and PROM Versions................................... 650
21.2.1 DC Characteristics.......................................................................................... 650
21.2.2 AC Characteristics.......................................................................................... 658
21.2.3 A/D Conversion Characteristics ..................................................................... 666
21.2.4 D/A Conversion Characteristics ..................................................................... 667
21.3 Electrical Characteristics of Flash Memory Version ...................................................... 668
21.3.1 DC Characteristics.......................................................................................... 668
21.3.2 AC Characteristics.......................................................................................... 677
21.3.3 A/D Conversion Characteristics ..................................................................... 683
21.3.4 D/A Conversion Characteristics ..................................................................... 684
21.3.5 Flash Memory Characteristics........................................................................ 685
21.4 Operational Timing......................................................................................................... 686
14
www.DataSheet4U.com
21.4.1 Bus Timing ..................................................................................................... 686
21.4.2 Refresh Controller Bus Timing....................................................................... 690
21.4.3 Control Signal Timing .................................................................................... 695
21.4.4 Clock Timing.................................................................................................. 697
21.4.5 TPC and I/O Port Timing................................................................................ 697
21.4.6 ITU Timing..................................................................................................... 698
21.4.7 SCI Input/Output Timing................................................................................ 699
21.4.8 DMAC Timing................................................................................................ 700
Appendix A Instruction Set............................................................................................ 703
A.1 Instruction List................................................................................................................ 703
A.2 Operation Code Map....................................................................................................... 718
A.3 Number of States Required for Execution...................................................................... 721
Appendix B Internal I/O Register................................................................................. 730
B.1 Addresses........................................................................................................................ 730
B.2 Function.......................................................................................................................... 738
Appendix C I/O Port Block Diagrams........................................................................ 818
C.1 Port 1 Block Diagram..................................................................................................... 818
C.2 Port 2 Block Diagram..................................................................................................... 819
C.3 Port 3 Block Diagram..................................................................................................... 820
C.4 Port 4 Block Diagram..................................................................................................... 821
C.5 Port 5 Block Diagram..................................................................................................... 822
C.6 Port 6 Block Diagrams.................................................................................................... 823
C.7 Port 7 Block Diagrams.................................................................................................... 827
C.8 Port 8 Block Diagrams.................................................................................................... 828
C.9 Port 9 Block Diagrams.................................................................................................... 831
C.10 Port A Block Diagrams................................................................................................... 835
C.11 Port B Block Diagrams................................................................................................... 839
Appendix D Pin States..................................................................................................... 843
D.1 Port States in Each Mode................................................................................................ 843
D.2 Pin States at Reset........................................................................................................... 846
Appendix E
Timing of Transition to and Recovery from Hardware Standby Mode
.... 849
Appendix F Product Code Lineup............................................................................... 850
Appendix G Package Dimensions................................................................................ 852
www.DataSheet4U.com
Section 1 Overview
1.1 Overview
The H8/3048 Series is a series of microcontrollers (MCUs) that integrate system supporting
functions together with an H8/300H CPU core having an original Hitachi architecture.
The H8/300H CPU has a 32-bit internal architecture with sixteen 16-bit general registers, and a
concise, optimized instruction set designed for speed. It can address a 16-Mbyte linear address
space. Its instruction set is upward-compatible at the object-code level with the H8/300 CPU,
enabling easy porting of software from the H8/300 Series.
The on-chip system supporting functions include ROM, RAM, a 16-bit integrated timer unit
(ITU), a programmable timing pattern controller (TPC), a watchdog timer (WDT), a serial
communication interface (SCI), an A/D converter, a D/A converter, I/O ports, a direct memory
access controller (DMAC), a refresh controller, and other facilities.
The four members of the H8/3048 Series are the H8/3048, the H8/3047, H8/3045, and the
H8/3044. The H8/3048 has 128 kbytes of ROM and 4 kbytes of RAM. The H8/3047 has 96 kbytes
of ROM and 4 kbytes of RAM. The H8/3045 has 64 kbytes of ROM and 2 kbytes of RAM. The
H8/3044 has 32 kbytes of ROM and 2 kbytes of RAM.
Seven MCU operating modes offer a choice of data bus width and address space size. The modes
(modes 1 to 7) include one single-chip mode and six expanded modes.
In addition to the masked-ROM versions of the H8/3048 Series, the H8/3048 has a ZTATâ„¢*
1
version with user-programmable on-chip PROM and an F-ZTATâ„¢*
2
version with on-chip flash
memory that can be programmed on-board. These versions enable users to respond quickly and
flexibly to changing application specifications, growing production volumes, and other conditions.
Table 1-1 summarizes the features of the H8/3048 Series.
Notes: 1. ZTAT (Zero Turn-Around Time) is a trademark of Hitachi, Ltd.
2. F-ZTAT (Flexible ZTAT) is a trademark of Hitachi, Ltd.
1
www.DataSheet4U.com
Table 1-1 Features
Feature Description
CPU Upward-compatible with the H8/300 CPU at the object-code level
General-register machine
• Sixteen 16-bit general registers
(also usable as + eight 16-bit registers or eight 32-bit registers)
High-speed operation (flash memory version)
• Maximum clock rate: 16 MHz
• Add/subtract: 125 ns
• Multiply/divide: 875 ns
High-speed operation (masked ROM and PROM versions)
• Maximum clock rate: 18 MHz
• Add/subtract: 111 ns
• Multiply/divide: 778 ns
16-Mbyte address space
Instruction features
• 8/16/32-bit data transfer, arithmetic, and logic instructions
• Signed and unsigned multiply instructions (8 bits
× 8 bits, 16 bits × 16 bits)
• Signed and unsigned divide instructions (16 bits ÷ 8 bits, 32 bits ÷ 16 bits)
• Bit accumulator function
• Bit manipulation instructions with register-indirect specification of bit positions
Memory H8/3048
• ROM: 128 kbytes
• RAM: 4 kbytes
H8/3047
• ROM: 96 kbytes
• RAM: 4 kbytes
H8/3045
• ROM: 64 kbytes
• RAM: 2 kbytes
H8/3044
• ROM: 32 kbytes
• RAM: 2 kbytes
Interrupt • Seven external interrupt pins: NMI, IRQ
0
to IRQ
5
controller • 30 internal interrupts
• Three selectable interrupt priority levels
Bus controller • Address space can be partitioned into eight areas, with independent bus
specifications in each area
• Chip select output available for areas 0 to 7
• 8-bit access or 16-bit access selectable for each area
• Two-state or three-state access selectable for each area
• Selection of four wait modes
• Bus arbitration function
2
www.DataSheet4U.com
Table 1-1 Features (cont)
Feature Description
Refresh DRAM refresh
controller • Directly connectable to 16-bit-wide DRAM
• CAS-before-RAS refresh
• Self-refresh mode selectable
Pseudo-static RAM refresh
• Self-refresh mode selectable
Usable as an interval timer
DMA controller Short address mode
(DMAC) • Maximum four channels available
• Selection of I/O mode, idle mode, or repeat mode
• Can be activated by compare match/input capture A interrupts from ITU
channels 0 to 3, transmit-data-empty and receive-data-full interrupts from SCI
channel 0, or external requests
Full address mode
• Maximum two channels available
• Selection of normal mode or block transfer mode
• Can be activated by compare match/input capture A interrupts from ITU
channels 0 to 3, external requests, or auto-request
16-bit integrated • Five 16-bit timer channels, capable of processing up to 12 pulse outputs or 10
timer unit (ITU) pulse inputs
• 16-bit timer counter (channels 0 to 4)
• Two multiplexed output compare/input capture pins (channels 0 to 4)
• Operation can be synchronized (channels 0 to 4)
• PWM mode available (channels 0 to 4)
• Phase counting mode available (channel 2)
• Buffering available (channels 3 and 4)
• Reset-synchronized PWM mode available (channels 3 and 4)
• Complementary PWM mode available (channels 3 and 4)
• DMAC can be activated by compare match/input capture A interrupts
(channels 0 to 3)
Programmable • Maximum 16-bit pulse output, using ITU as time base
timing pattern • Up to four 4-bit pulse output groups (or one 16-bit group, or two 8-bit groups)
controller (TPC) • Non-overlap mode available
• Output data can be transferred by DMAC
Watchdog • Reset signal can be generated by overflow
timer (WDT), • Reset signal can be output externally
1 channel • Usable as an interval timer
Serial • Selection of asynchronous or synchronous mode
communication • Full duplex: can transmit and receive simultaneously
interface (SCI), • On-chip baud-rate generator
2 channels • Smart card interface functions added (SCI0 only)
3
www.DataSheet4U.com
Table 1-1 Features (cont)
Feature Description
A/D converter • Resolution: 10 bits
• Eight channels, with selection of single or scan mode
• Variable analog conversion voltage range
• Sample-and-hold function
• A/D conversion can be externally triggered
D/A converter • Resolution: 8 bits
• Two channels
• D/A outputs can be sustained in software standby mode
I/O ports • 70 input/output pins
• 8 input-only pins
Operating modes Seven MCU operating modes
Mode Address Space Address Pins Initial Bus Width Max. Bus Width
Mode 1 1 Mbyte A
19
to A
0
8 bits 16 bits
Mode 2 1 Mbyte A
19
to A
0
16 bits 16 bits
Mode 3 16 Mbytes A
23
to A
0
8 bits 16 bits
Mode 4 16 Mbytes A
23
to A
0
16 bits 16 bits
Mode 5 1 Mbyte A
19
to A
0
8 bits 16 bits
Mode 6 16 Mbytes A
23
to A
0
8 bits 16 bits
Mode 7 1 Mbyte — — —
• On-chip ROM is disabled in modes 1 to 4
Power-down • Sleep mode
state • Software standby mode
• Hardware standby mode
• Module standby function
• Programmable system clock frequency division
Other features • On-chip clock pulse generator
Product lineup
Model (5-V) Model (3-V) Package ROM
HD64F3048TF HD64F3048VTF 100-pin TQFP (TFP-100B) Flash memory
HD64F3048F HD64F3048VF 100-pin QFP (FP-100B)
HD6473048TF HD6473048VTF 100-pin TQFP (TFP-100B) PROM
HD6473048F HD6473048VF 100-pin QFP (FP-100B)
HD6433048TF HD6433048VTF 100-pin TQFP (TFP-100B) Masked ROM
HD6433048F HD6433048VF 100-pin QFP (FP-100B)
HD6433047TF HD6433047VTF 100-pin TQFP (TFP-100B) Masked ROM
HD6433047F HD6433047VF 100-pin QFP (FP-100B)
HD6433045TF HD6433045VTF 100-pin TQFP (TFP-100B) Masked ROM
HD6433045F HD6433045VF 100-pin QFP (FP-100B)
HD6433044TF HD6433044VTF 100-pin TQFP (TFP-100B) Masked ROM
HD6433044F HD6433044VF 100-pin QFP (FP-100B)
4
www.DataSheet4U.com
1.2 Block Diagram
Figure 1-1 shows an internal block diagram.
Figure 1-1 Block Diagram
V
V
V
V
V
V
V
V
V
CC
CC
CC
SS
SS
SS
SS
SS
SS
P3 /D
P3 /D
P3 /D
P3 /D
P3 /D
P3 /D
P3 /D
P3 /D
7
6
5
4
3
2
1
0
P4 /D
P4 /D
P4 /D
P4 /D
P4 /D
P4 /D
P4 /D
P4 /D
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
Port 3 Port 4
Port 5Port 9
P5 /A
P5 /A
P5 /A
P5 /A
3
2
1
0
19
18
17
16
P2 /A
P2 /A
P2 /A
P2 /A
P2 /A
P2 /A
P2 /A
P2 /A
7
6
5
4
3
2
1
0
P9 /SCK /IRQ
P9 /SCK /IRQ
P9 /RxD
P9 /RxD
P9 /TxD
P9 /TxD
5
4
3
2
1
0
1
0
1
0
1
0
5
4
P7 /AN /DA
P7 /AN /DA
P7 /AN
P7 /AN
P7 /AN
P7 /AN
P7 /AN
P7 /AN
7
6
5
4
3
2
1
0
1
0
5
4
3
2
1
0
Port 7
V
AV
AV
REF
CC
SS
PA
7
/TP
7
/TIOCB
2
/A
20
PA
6
/TP
6
/TIOCA
2
/A
21
/CS
4
PA
5
/TP
5
/TIOCB
1
/A
22
/CS
5
PA
4
/TP
4
/TIOCA
1
/A
23
/CS
6
PA /TP /TIOCB /TCLKD
PA /TP /TIOCA /TCLKC
PA /TP /TEND /TCLKB
PA /TP /TEND /TCLKA
Port A
3
2
0
0
3
2
1
0
1
0
PB /TP /DREQ /ADTRG
PB
6
/TP
14
/DREQ
0
/CS
7
PB /TP /TOCXB
PB /TP /TOCXA
PB /TP /TIOCB
PB /TP /TIOCA
PB /TP /TIOCB
PB /TP /TIOCA
15 17
4
4
4
4
3
3
5
4
13
12
3
2
11
10
1
0
9
8
Port 8
P8 /CS
P8 /CS /IRQ
P8 /CS /IRQ
P8 /CS /IRQ
P8 /RFSH/IRQ
40
3
2
1
0
1
2
3
3
2
1
0
MD
MD
MD
EXTAL
XTAL
ø
STBY
RES
V /RESO
NMI
2
1
0
H8/300H CPU
Clock pulse
generator
Interrupt controller
ROM
(masked ROM,
PROM, or flash
memory)
DMA controller
(DMAC)
Serial communication
interface
(SCI) 2 channels
×
Watchdog timer
(WDT)
Refresh
controller
15
14
13
12
11
10
9
8
Address bus
Data bus (upper)
Data bus (lower)
15
14
13
12
11
10
9
8
Port 2
P1 /A
P1 /A
P1 /A
P1 /A
P1 /A
P1 /A
P1 /A
P1 /A
7
6
5
4
3
2
1
0
Port 1
7
6
5
4
3
2
1
0
7
6
1
0
P6 /LWR
P6 /HWR
P6 /RD
P6 /AS
P6 /BACK
P6 /BREQ
P6 /WAIT
6
5
4
3
2
1
0
RAM
16-bit integrated
timer unit
(ITU)
A/D converter
D/A converter
Port 6
Bus controller
Programmable
timing pattern
controller (TPC)
Port B
PP
*
Note: * V function is provided only for the flash memory version.
PP
5
www.DataSheet4U.com
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660
  • Page 661 661
  • Page 662 662
  • Page 663 663
  • Page 664 664
  • Page 665 665
  • Page 666 666
  • Page 667 667
  • Page 668 668
  • Page 669 669
  • Page 670 670
  • Page 671 671
  • Page 672 672
  • Page 673 673
  • Page 674 674
  • Page 675 675
  • Page 676 676
  • Page 677 677
  • Page 678 678
  • Page 679 679
  • Page 680 680
  • Page 681 681
  • Page 682 682
  • Page 683 683
  • Page 684 684
  • Page 685 685
  • Page 686 686
  • Page 687 687
  • Page 688 688
  • Page 689 689
  • Page 690 690
  • Page 691 691
  • Page 692 692
  • Page 693 693
  • Page 694 694
  • Page 695 695
  • Page 696 696
  • Page 697 697
  • Page 698 698
  • Page 699 699
  • Page 700 700
  • Page 701 701
  • Page 702 702
  • Page 703 703
  • Page 704 704
  • Page 705 705
  • Page 706 706
  • Page 707 707
  • Page 708 708
  • Page 709 709
  • Page 710 710
  • Page 711 711
  • Page 712 712
  • Page 713 713
  • Page 714 714
  • Page 715 715
  • Page 716 716
  • Page 717 717
  • Page 718 718
  • Page 719 719
  • Page 720 720
  • Page 721 721
  • Page 722 722
  • Page 723 723
  • Page 724 724
  • Page 725 725
  • Page 726 726
  • Page 727 727
  • Page 728 728
  • Page 729 729
  • Page 730 730
  • Page 731 731
  • Page 732 732
  • Page 733 733
  • Page 734 734
  • Page 735 735
  • Page 736 736
  • Page 737 737
  • Page 738 738
  • Page 739 739
  • Page 740 740
  • Page 741 741
  • Page 742 742
  • Page 743 743
  • Page 744 744
  • Page 745 745
  • Page 746 746
  • Page 747 747
  • Page 748 748
  • Page 749 749
  • Page 750 750
  • Page 751 751
  • Page 752 752
  • Page 753 753
  • Page 754 754
  • Page 755 755
  • Page 756 756
  • Page 757 757
  • Page 758 758
  • Page 759 759
  • Page 760 760
  • Page 761 761
  • Page 762 762
  • Page 763 763
  • Page 764 764
  • Page 765 765
  • Page 766 766
  • Page 767 767
  • Page 768 768
  • Page 769 769
  • Page 770 770
  • Page 771 771
  • Page 772 772
  • Page 773 773
  • Page 774 774
  • Page 775 775
  • Page 776 776
  • Page 777 777
  • Page 778 778
  • Page 779 779
  • Page 780 780
  • Page 781 781
  • Page 782 782
  • Page 783 783
  • Page 784 784
  • Page 785 785
  • Page 786 786
  • Page 787 787
  • Page 788 788
  • Page 789 789
  • Page 790 790
  • Page 791 791
  • Page 792 792
  • Page 793 793
  • Page 794 794
  • Page 795 795
  • Page 796 796
  • Page 797 797
  • Page 798 798
  • Page 799 799
  • Page 800 800
  • Page 801 801
  • Page 802 802
  • Page 803 803
  • Page 804 804
  • Page 805 805
  • Page 806 806
  • Page 807 807
  • Page 808 808
  • Page 809 809
  • Page 810 810
  • Page 811 811
  • Page 812 812
  • Page 813 813
  • Page 814 814
  • Page 815 815
  • Page 816 816
  • Page 817 817
  • Page 818 818
  • Page 819 819
  • Page 820 820
  • Page 821 821
  • Page 822 822
  • Page 823 823
  • Page 824 824
  • Page 825 825
  • Page 826 826
  • Page 827 827
  • Page 828 828
  • Page 829 829
  • Page 830 830
  • Page 831 831
  • Page 832 832
  • Page 833 833
  • Page 834 834
  • Page 835 835
  • Page 836 836
  • Page 837 837
  • Page 838 838
  • Page 839 839
  • Page 840 840
  • Page 841 841
  • Page 842 842
  • Page 843 843
  • Page 844 844
  • Page 845 845
  • Page 846 846
  • Page 847 847
  • Page 848 848
  • Page 849 849
  • Page 850 850
  • Page 851 851
  • Page 852 852
  • Page 853 853
  • Page 854 854
  • Page 855 855
  • Page 856 856
  • Page 857 857
  • Page 858 858
  • Page 859 859
  • Page 860 860
  • Page 861 861
  • Page 862 862
  • Page 863 863
  • Page 864 864
  • Page 865 865
  • Page 866 866
  • Page 867 867

Hitachi H8/3044 User manual

Type
User manual

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI