Hitachi H8S/2215 Series User manual

Type
User manual
Hitachi Single-Chip Microcomputer
H8S/2215 Series
Hardware Manual
ADE-602-217B
Rev. 3.0
10/04/02
Hitachi Ltd.
Rev. 3.0, 10/02, page ii of lviii
Cautions
1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s
patent, copyright, trademark, or other intellectual property rights for information contained in
this document. Hitachi bears no responsibility for problems that may arise with third party’s
rights, including intellectual property rights, in connection with use of the information
contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you
have received the latest product standards or specifications before final design, purchase or
use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability.
However, contact Hitachi’s sales office before using the product in an application that
demands especially high quality and reliability or where its failure or malfunction may directly
threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear
power, combustion control, transportation, traffic, safety equipment or medical equipment for
life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi
particularly for maximum rating, operating supply voltage range, heat radiation characteristics,
installation conditions and other characteristics. Hitachi bears no responsibility for failure or
damage when used beyond the guaranteed ranges. Even within the guaranteed ranges,
consider normally foreseeable failure rates or failure modes in semiconductor devices and
employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi
product does not cause bodily injury, fire or other consequential damage due to operation of
the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document
without written approval from Hitachi.
7. Contact Hitachi’s sales office for any questions regarding this document or Hitachi
semiconductor products.
Rev. 3.0, 10/02, page iii of lviii
General Precautions on the Handling of Products
1. Treatment of NC Pins
Note: Do not connect anything to the NC pins.
The NC (not connected) pins are either not connected to any of the internal circuitry or are
used as test pins or to reduce noise. If something is connected to the NC pins, the operation
of the LSI is not guaranteed.
2. Treatment of Unused Input Pins
Note: Fix all unused input pins to high or low level.
Generally, the input pins of CMOS products are high-impedance input pins. If unused pins
are in their open states, intermediate levels are induced by noise in the vicinity, a pass-
through current flows internally, and a malfunction may occur.
3. Processing before Initialization
Note: When power is first supplied, the product’s state is undefined. The states of internal
circuits are undefined until full power is supplied throughout the chip and a low level is
input on the reset pin. During the period where the states are undefined, the register
settings and the output state of each pin are also undefined. Design your system so that it
does not malfunction because of processing while it is in this undefined state. For those
products which have a reset function, reset the LSI immediately after the power supply has
been turned on.
4. Prohibition of Access to Undefined or Reserved Address
Note: Access to undefined or reserved addresses is prohibited.
The undefined or reserved addresses may be used to expand functions, or test registers
may have been be allocated to these address. Do not access these registers: the system’s
operation is not guaranteed if they are accessed.
Rev. 3.0, 10/02, page iv of lviii
Rev. 3.0, 10/02, page v of lviii
Configuration of this Manual
This manual comprises the following items:
1. Precautions in Relation to this Product
2. Configuration of this Manual
3. Overview
4. Table of Contents
5. Summary
6. Description of Functional Modules
• CPU and System-Control Modules
• On-chip Peripheral Modules
The configuration of the functional description of each module differs according to the module.
However, the generic style includes the following items:
i) Features
ii) I/O pins
iii) Description of Registers
iv) Description of Operation
v) Usage: Points for Caution
When designing an application system that includes this LSI, take the points for caution into
account. Each section includes points for caution in relation to the descriptions given, and points
for caution in usage are given, as required, as the final part of each section.
7. List of Registers
8. Electrical Characteristics
9. Appendix
• Product-type codes and external dimensions
• Major revisions or addenda in this version of the manual (only for revised versions)
The history of revisions is a summary of sections that have been revised and sections that have
been added to earlier versions. This does not include all of the revised contents. For details,
confirm by referring to the main description of this manual.
10.Appendix/Appendices
Rev. 3.0, 10/02, page vi of lviii
Rev. 3.0, 10/02, page vii of lviii
Preface
This LSI is a high-performance microcomputer (MCU) made up of the H8S/2000 CPU with
Hitachi's original architecture as its core, and the peripheral functions required to configure a
system.
The H8S/2000 CPU has an internal 32-bit configuration, sixteen 16-bit general registers, and a
simple and optimized instruction set for high-speed operation. The H8S/2000 CPU can handle a
16-Mbyte linear address space. The instruction set of the H8S/2000 CPU maintains upward
compatibility at the object level with the H8/300 and H8/300H CPUs. This allows the H8/300,
H8/300L, or H8/300H user to easily utilize the H8S/2000 CPU.
This LSI is equipped with ROM, RAM, a direct memory access controller (DMAC), a bus master
for a data transfer controller (DTC), a 16-bit timer pulse unit (TPU), an 8-bit timer (TMR), a
watchdog timer (WDT), a universal serial bus (USB), two types of serial communication interfaces
(SCIs), an A/D converter, a D/A converter, and I/O ports as on-chip peripheral modules for system
configuration.
A single-power flash memory (F-ZTAT
TM
) version and masked ROM version are available for this
LSI's ROM. The F-ZTAT version provides flexibility as it can be reprogrammed in no time to
cope with all situations from the early stages of mass production to full-scale mass production.
This is particularly applicable to application devices with specifications that will most probably
change.
This manual describes this LSI's hardware.
Note: * F-ZTAT
TM
is a trademark of Hitachi, Ltd.
Target Users: This manual was written for users who will be using the H8S/2215 Series in the
design of application systems. Target users are expected to understand the
fundamentals of electrical circuits, logical circuits, and microcomputers.
Objective: This manual was written to explain the hardware functions and electrical
characteristics of the H8S/2215 Series to the target users.
Refer to the H8S/2600 Series, H8S/2000 Series Programming Manual for a
detailed description of the instruction set.
Notes on reading this manual:
• In order to understand the overall functions of the chip
Read the manual according to the contents. This manual can be roughly categorized into parts
on the CPU, system control functions, peripheral functions and electrical characteristics.
• In order to understand the details of the CPU's functions
Read the H8S/2600 Series, H8S/2000 Series Programming Manual.
Rev. 3.0, 10/02, page viii of lviii
• In order to understand the details of a register when its name is known
Read the index that is the final part of the manual to find the page number of the entry on the
register. The addresses, bits, and initial values of the registers are summarized in Appendix A,
On-Chip I/O Register.
Examples: Register name: The following notation is used for cases when the same or a
similar function, e.g. 16-bit timer pulse unit or serial
communication, is implemented on more than one channel:
XXX_N (XXX is the register name and N is the channel
number)
Bit order: The MSB is on the left and the LSB is on the right.
Related Manuals: The latest versions of all related manuals are available from our web site.
Please ensure you have the latest versions of all documents you require.
http://www.hitachisemiconductor.com/
H8S/2215 Series manuals:
Manual Title ADE No.
H8S/2215 Series Hardware Manual This manual
H8S/2600 Series, H8S/2000 Series Programming Manual ADE-602-083
User's manuals for development tools:
Manual Title ADE No.
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor
User’s Manual
ADE-702-247
H8S, H8/300 Series Simulator Debugger (for Windows) Users Manual ADE-702-085
H8S, H8/300 Series Hitachi Embedded Workshop, Hitachi Debugging
Interface Tutorial
ADE-702-231
Hitachi Embedded Workshop User's Manual ADE-702-201
Rev. 3.0, 10/02, page ix of lviii
List of Items Revised or Added for This Version
Section
Page
Description
1.1 Overview
• On-chip memory
• ComPact Package
1
ROM Product Code ROM RAM Remarks
HD64F2215 256 kbytes 16 kbytes SCI boot version
F-ZTAT Version
HD64F2215U 256 kbytes 16 kbytes USB boot version
HD6432215A 256 kbytes 16 kbytes In planning
HD6432215B 128 kbytes 16 kbytes 
Masked ROM
Version
HD6432215C 64 kbytes 8 kbytes 
Remarks column amended
(Incorrect) Under development
(Correct)

1.2 Internal Block
Diagram
Figure 1.1 Internal Block
Diagram
2 Figure amended
Interrupts controller
USB
NMI
FWE*
USPND
USD+
USD-
VBUS
Note added to figure
Note: * The FWE pin is only provided in the flash memory
version.
1.3 Pin Arrangement
Figure 1.2 Pin
Arrangement (TFP-120)
3
Figure amended
74
73
72
71
70
69
68
67
XTAL
VSS
NMI
FWE*
MD1
MD0
Note added to figure
Note: * The FWE pin is only provided in the flash memory
version.
Rev. 3.0, 10/02, page x of lviii
Section
Page
Description
1.3 Pin Arrangement
Figure 1.3 Pin
Arrangement (BP-112)
4
Figure replaced
1
A
B
C
D
E
F
G
H
J
K
L
23456789 1110
BP-112
(Top view)
PA1/
A17/TxD2
PA2/
A18/RxD2
P10/
TIOCA0/
A20/VM
P11/
TIOCB0/
A21/VP
PA3/
A19/
SCK2/
SUSPND
P12/
TIOCC0/
TCLKA/
A22/RCV
P13/
TIOCD0/
TCLKB/
A23/VPO
P14/
TIOCA1/
P15/
TIOCB1/
TCLKC/
FSE0
P16/TIO
CA2/
P17/
TIOCB2/
TCLKD/
P97/
AN15/DA1
P96/
AN14/
DA0
P70/
TMRI01/
TMCI01/
P72/
TMO0/
P73/
TMO1/
P35/
SCK1/
PF3/
/
/
P74/
P32/
SCK0/
PF0/
/
(Reserve)
PD1/D9
PD4/D12
PD7/D15
VSS
PC3/A3
PC6/A6
PB1/A9
PB4/A12
PB7/A15
(Reserve)
PE6/D6
PD0/D8
PD3/D11
PD6/D14
PC1/A1
PC4/A4
PC7/A7
PB3/A11
PB6/A14
PE3/D3
PE5/D5
PE7/D7
PD5/D13
PC0/A0
PC2/A2
PB0/A8
PB5/A13
PA0/A16
PE0/D0
PE2/D2
PE4/D4
PD2/D10
VCC
PC5/A5
PB2/A10
TMS
TDI
PE1/D1
AVSS
PG4/
TDO
PG3/
TCK
P42/AN2
P43/AN3
PG1/
/
PG2/
PG0
USPND
Vref
P40/AN0
P41/AN1
P71/
MD2
NMI
PLLVCC
DrVCC
VBUS
AVCC
P36
PF5/
XTAL
MD0
DrVSS
USD+
P34/RxD1
P33/TxD1
P30/TxD0
PF2/
PF6/
EXTAL
VSS
MD1
XTAL48
PLLVSS
USD-
(Reserve)
P31/RxD0
PF1/
PF4/
PF7/
VCC
FWE*
EXTAL48
PLLCAP
(Reserve)
Note added
Note: * The FWE pin is only provided in the flash memory
version.
1.5 Pin Functions 11
Table amended
Pin No.
Type Symbol TFP-120 BP-112 I/O Function
System
Control
FWE
69 H11 Input Pin for use by flash memory. This pin
is only used in the flash memory
version. In the mask ROM version it
should be fixed at 0.
3.4 Memory Map in Each
Operating Mode
Figure 3.1 Memory Map
in Each Operating Mode
for HD64F2215,
HD64F2215U,
and HD6432215A
61
Description amended
Figures 3.1 to 3.3 show the memory map in each operating
mode for HD64F2215,
HD64F2215U, HD6432215A,
HD6432215B, and HD6432215C.
5.4.1 External Interrupts
Figure 5.2 Block Diagram
of Interrupts IRQ7 to IRQ0
83
Figure amended
(Incorrect) IRQn input
(Correct)
IRQn input
Rev. 3.0, 10/02, page xi of lviii
Section
Page
Description
7.1 Features
Figure 7.1 Block Diagram
of DMAC
142
Figure amended
Internal interrupts
TGI0A
TGI1A
TGI2A
TXI0
RXI0
TXI1
RXI1
ADI
Control logic
7.4.9 DMAC Bus Cycles
(Dual Address Mode)
182,
184
Note added
Note: * TEND output cannot be used with this LSI.
9.1.4 Pin Functions
Table 9.8 P11 Pin
Function
224
Address amended
(Incorrect) Other than (B’1111)
(Correct) Other than (
B’1110 to B’1111)
Table 9.9 P10 Pin
Function
Address amended
(Incorrect) Other than (B’1111)
(Correct) Other than (
B’1101 to B’1111)
9.2.5 Pin Functions
Table 9.13 P33 Pin
Function
227
Pin function amended
TE 0 1
P33DDR 0
1
Pin function P33 input P33 output TxD1 output
Table 9.16 P30 Pin
Function
228
Pin function amended
TE 0 1
P30DDR 0
1
Pin function P30 input P30 output TxD0 output
9.8.3 Port C Register
(PORTC)
244
Note added
Note: * Determined by the states of pins PC7 to PC0.
10.1 Features
Table 10.1 TPU
Functions
265
Channel 0 amended
Item Channel 0 Channel 1 Channel 2
General registers/buffer
registers
TGRC_0
TGRD_0
not possible not possible
Rev. 3.0, 10/02, page xii of lviii
Section
Page
Description
13.3.9 Serial Extended
Mode Register 0
(SEMR_0)
Figure 13.3 Examples of
Base Clock when Average
Transfer Rate is Selected
375
Figure amended
12345678910
123 45 678
11 12 13 14 15 16 17 18 19 20 21 2322
12 345 67 8
242512 5678
12
11
34
14
567
18
8
20 21 22 23 24
1234
2534
8 MHz
Base clock
16 MHz/2 = 8 MHz
8 MHz × (47/51)= 7.3725 MHz
(average)
7.3725 MHz
1 bit = base clock × 16*
1234567891011121314151617
123456789101112 13141516
18 19 20 21 2322 24 25 26 27 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 1
1234 56789101112131415 16
1234 56789101112131415 16
234567828 29
8 MHz
Base clock
16 MHz/2 = 8 MHz
8 MHz × (18/25)= 5.76 MHz
(average)
Base clock with 460.784 kbps average transfer rate
Average transfer rate = 7.3725 MHz/16= 460.784 kbps
Average error = -0.004%
Average transfer rate = 5.76 MHz/8= 720 kbps
Average error = ±0%
Base clock with 720 kbps average transfer rate
5.76 MHz
1 bit = base clock × 8*
12 345 67 8
123
2 MHz
1.8431 MHz
1 bit = base clock × 16*
Base clock
16 MHz/8 = 2 MHz
2 MHz × (47/51)= 1.8431 MHz
(average)
4567891011121314151617
123456789101112 13141516
26 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 1 2 3 4 5 6 7 8
1234567
1234567
18 19 20 21 2322 24 25 27 30 31 32 33 3428 29
1234 65 7 8 9 12 13 14 15 1610 11
1234 65 7 8 9 12 13 14 15 1610 11
When ø = 16 MHz
Base clock with 115.196 kbps average transfer rate
Average transfer rate = 1.8431 MHz/16= 115.196 kbps
Average error = -0.004%
Note:
*
As the base clock synchronization varies, so does the length of one bit.
Rev. 3.0, 10/02, page xiii of lviii
Section
Page
Description
Figure 13.4 Example of
Average Transfer Rate
Setting with TPU Clock
Input
374
Newly added
Example for 921.6 kbps when ø = 16 MHz
Generation of clock with 923.077 kbps average transfer rate by means of TPU
(1) An 8 MHz base clock provided by TPU_1 is multiplied by 12/13 by TPU_2 to generate a 7.3846 MHz base clock
(2) By making 1 bit = 8 base clocks, the average transfer rate is made 7.3846 MHz/8 = 923.077 kbps.
Sample TPU and SCI settings
TMDR_1 = TMDR_2 = H'C2 [PWM mode 1]
TCR_1 = H'20 [TCNT_1 incremented on rising edge of ø/1, TCNT_1 cleared by TGRA_1 compare match]
TGRB_1 = H'0000, TGRA_1 = H'0001
TIOR_1 = H'21 [1 output on TGRB_1 compare match, TIOCA1 initial output 0, 0 output on TGRA_1 compare match]
TCR_2 = H'2C [TCNT_2 incremented on falling edge of TCLKA (TIOCA1), TCNT_2 cleared by TGRA_2 compare match]
TGRB_2 = H'0000, TGRA_2 = H'000C
TIOR_2 = H'21 [1 output on TGRB_2 compare match, TIOCA2 initial output 0, 0 output on TGRA_2 compare match]
SEMR_0 = H'0C (ABCS = 1, ACS2-0 = B'100)
Main clock: 16 MHz
TIOCA1(TPU_1) output = 8 MHz
TIOCA2 (TPU_2) output
Internal base clock
= 8 MHz x 12/13
= 7.3846 MHz
1 bit = 8 base clocks*
Average transfer rate = 7.3846 MHz/8 = 923.077 kbps
Average error relative to 921.6 kbps = +0.16%
Note: * As the base clock synchronization varies, so does the length of one bit.
1 1
1
2345678910111213 12345678910111213
12345678
12345678
9101112 1
1
234
5
1234 678
56789101112
12345678
8 MHz
7.3846 MHz
Rev. 3.0, 10/02, page xiv of lviii
Section
Page
Description
13.7 SCI Select Function
Figure 13.24 Example of
Communication Using the
SCI Select Function
406
Added
Note: * The selection signals (SEL_A and SEL_B) of the LSI
must be switched while the serial clock (M_SCK) is high after
the end bit of the transmit data has been send. Note that one
selection signal can be brought low at the same time.
Figure 13.25 Operation of
Communication Using the
SCI Select Function
407
Figure title amended
Added
Note: * The selection signals (SEL_A and SEL_B) of the LSI
must be switched while the serial clock (M_SCK) is high after
the end bit of the transmit data has been send. Note that one
selection signal can be brought low at the same time.
14.3.2 IDCODE Register
(IDCODE)
422
3rd line changed as follows
The HD64F2215, HD64F2215U, HD6432215A,
HD6432215B, and HD6432215C output fixed codes
H’0002200F, H’0003200F, H’001B200F, and H’001C200F,
respectively, from the TDO.
Table 14.3 IDCODE
Register Configuration
Code amended
(Incorrect) HD64F2215 code
(Correct) HD64F2215 code,
HD64F2215U code
15.1 Features
•
Endpoint configuration
selectable
433 Replaced
The FIFO buffer for bulk transfer and isochronous transfer
has a double-buffer configuration
Total 1288-byte FIFO
—EP0s fixed: Control_setup FIFO, 8 bytes
—EP0i fixed: Control_in FIFO, 64 bytes
—EP0o fixed: Control_out FIFO, 64 bytes
—EPn selectable: Interrupt_in FIFO, variable 0 to 64 bytes
—EPn selectable: Bulk_in FIFO, 64 bytes x 2 (double-buffer
configuration)
—EPn selectable: Bulk_out FIFO, 64 bytes x 2 (double-buffer
configuration)
—EPn selectable: Isochronous_in FIFO, variable 0 to 128
bytes x 2 (double-buffer configuration)
—EPn selectable: Isochronous_out FIFO, variable 0 to 128
bytes x 2 (double-buffer configuration)
—EPn selectable: Bulk_in FIFO, 64 bytes x 2 (double-buffer
configuration)
—EPn selectable: Bulk_out FIFO, 64 bytes x 2 (double-buffer
configuration)
—EPn selectable: Interrupt_in FIFO, variable 0 to 64 bytes
Rev. 3.0, 10/02, page xv of lviii
Section
Page
Description
15.1 Features
• Maximum
Configuration,
InterfaceNumber, and
AlternateSetting
configuration
specifications of this
LSI Configuration
434
Endpoint configuration based on Bluetooth standard 1.0 can
be specified.
Deleted
Newly added
•
Maximum Configuration, InterfaceNumber, and
AlternateSetting configuration specifications of this LSI
Configuration 1 ----- InterfaceNumber 0 to 2 -----
AlternateSetting 0 to 7 ----- EP0, EP1 to EP8
Figure 15.1 Block
Diagram of USB
435
Figure amented
1288-byte FIFO
EP3i
EP0o
EP3oEP1i
EP2iEP0s
EP2o
EP5i
EP4i
EP4oEP0i
15.3.1 USB Endpoint
Information Registers 00_0
to 22_4 (UEPIR00_0 to
UEPIR22_4)
438
Explanation added to 23th line as follows
UEPIR is used to set
23 kinds of endpoint (EPINFO data).
• UEPIRnn_0 439
Replaced
•
••
• UEPIRnn_0
Bit Bit Name Initial Value R/W Description
7
to4
D39 –D36 — R/W Endpoint number (4-bit configuration, settable
values: 0 to 8)
0000: Control transfer (EP0)
0001 to 1000: Other than Control transfer (EP1 to
EP8)
There are restrictions on settable endpoint
numbers according to the Interface number and
Alternate number to which the endpoint belongs.
Restriction 1: Set different endpoint numbers
under one Alternate.
However, there is no problem with
use of the same endpoint number if
the transfer directions (IN/OUT) are
different. (Ex: Alt0 -- EP1, EP2i,
EP2o)
Restriction 2: Do not set the same endpoint
number under different Interface
numbers. (Ex: Int0 -- Alt0 -- EP1,
EP2, Int1 -- Alt0 -- EP3)
3
2
D35
D34
—
—
R/W
R/W
Configuration number to which endpoint belongs
(2-bit configuration, settable values: 0, 1)
00: Control transfer
01: Other than Control transfer
1
0
D33
D32
—
—
R/W
R/W
Interface number to which endpoint belongs (2-bit
configuration, settable values: 0 to 2)
00: Control transfer
00 to 10: Other than Control transfer
Rev. 3.0, 10/02, page xvi of lviii
Section
Page
Description
15.3.1 USB Endpoint
Information Registers 00_0
to 22_4 (UEPIR00_0 to
UEPIR22_4)
•
UEPIRnn_1
Replaced
UEPIRnn_1
Bit Bit Name Initial Value R/W Description
7 to
5
D31 –D29 — R/W Alternate number to which endpoint belongs (3-bit
configuration, settable values: 0 to 7)
000: Control transfer
001 to 111: Other than Control transfer
4
3
D28
D27
—
—
R/W
R/W
Endpoint transfer type (2-bit configuration)
00: Control(UEPIR00)
01: Isochronous(UEPIR04 to UEPIR19)
10: Bulk(UEPIR02,UEPIR03,UEPIR20,UEPIR21)
11: Interrupt(UEPIR01,UEPIR22)
2D26 — R/W Endpoint transfer direction (1-bit configuration)
0: out (UEPIR00,03,05,07,09,11,13,15,17,19,21)
1: in (UEPIR01,02,04,06,08,10,12,14,16,18,20,22)
1
0
D25
D24
—
—
R/W
R/W
Endpoint maximum packet size (D25 to D16 10-bit
configuration)
Control transfer = 64 only (UEPIR00)
Interrupt transfer = 0 to 64 (UEPIR01, UEPIR22)
Bulk transfer = 0 or 64 (UEPIR02, UEPIR03,
UEPIR20, UEPIR21)
Isochronous transfer = 0 to 128 (UEPIR04 to
UEPIR19)
•
UEPIRnn_2
440
UEPIRnn_2
Bit Bit Name Initial Value R/W Description
7 to
0
D23 –D16 — R/W Endpoint maximum packet size (D25 to D16 10-bit
configuration)
Control transfer = 64 only (UEPIR00)Interrupt
transfer = 0 to 64 (UEPIR01, UEPIR22)
Bulk transfer = 0 or 64 (UEPIR02,UEPIR03,
UEPIR20, UEPIR21)
Isochronous transfer = 0 to 128 (UEPIR04 to
UEPIR19)
• UEPIRnn_3 441
Replaced
UEPIRnn_3
Bit Bit Name Initial Value R/W Description
7 to
0
D15 –D8 — R/W Endpoint internal address (D15 to D0 16-bit
configuration)
Set UEPIR00_3, UEPIR00_4 = H'0000
Set UEPIR01_3, UEPIR01_4 = H'0001
:
Set UEPIR21_3, UEPIR21_4 = H'0015
Set UEPIR22_3, UEPIR22_4 = H'0016
• UEPIRnn_4
UEPIRnn_4
Bit Bit Name Initial Value R/W Description
7 to
0
D7 –D0 — R/W Endpoint internal address (D15 to D0 16-bit
configuration)
Set UEPIR00_3, UEPIR00_4 = H'0000
Set UEPIR01_3, UEPIR01_4 = H'0001
:
Set UEPIR21_3, UEPIR21_4 = H'0015
Set UEPIR22_3, UEPIR22_4 = H'0016
Table 15.2 EPINFO Data
Settings
444
Note amended
Notes:*5
Maximum packet size of Isochronous transfer
must be from 0 to 128.
Rev. 3.0, 10/02, page xvii of lviii
Section
Page
Description
15.3.11 USB Endpoint
Data Register 0s
(UEDR0s)
457
2nd line changed as follows
(Incorrect) Endpoint0
(Correct) Endpoint0
s
15.3.12 USB Endpoint
Data Register 0i (UEDR0i)
9th line changed as follows
(Incorrect) Endpoint0
(Correct) Endpoint0
i
15.3.13 USB Endpoint
Data Register 0o
(UEDR0o)
15th line changed as follows
(Incorrect) Endpoint0
(Correct) Endpoint0
o
15.3.14 USB Endpoint
Data Register 1i (UEDR1i)
458
2nd line changed as follows
(Incorrect) Endpoint1
(Correct) Endpoint1
i
15.3.15 USB Endpoint
Data Register 2i (UEDR2i)
8th line changed as follows
(Incorrect) Endpoint2
(Correct) Endpoint2
i
15.3.16 USB Endpoint
Data Register 2o
(UEDR2o)
14th line changed as follows
(Incorrect) Endpoint2
(Correct) Endpoint2
o
15.3.17 USB Endpoint
Data Register 3i (UEDR3i)
459
2nd line changed as follows
(Incorrect) Endpoint3
(Correct) Endpoint3
i
15.3.18 USB Endpoint
Data Register 3o
(UEDR3o)
9th line changed as follows
(Incorrect) Endpoint3
(Correct) Endpoint3
o
15.3.19 USB Endpoint
Data Register 4i (UEDR4i)
15th line changed as follows
(Incorrect) Endpoint4
(Correct) Endpoint4
i
15.3.20 USB Endpoint
Data Register 4o
(UEDR4o)
460
2nd line changed as follows
(Incorrect) Endpoint4
(Correct) Endpoint4
o
15.3.21 USB Endpoint
Data Register 5i (UEDR5i)
7th line changed as follows
(Incorrect) Endpoint5
(Correct) Endpoint5
i
15.3.22 USB Endpoint
Receive Data Size
Register 0o (UESZ0o)
13th line changed as follows
(Incorrect) Endpoint0
(Correct) Endpoint0
o
Rev. 3.0, 10/02, page xviii of lviii
Section
Page
Description
15.3.23 USB Endpoint
Receive Data Size
Register 2o (UESZ2o)
461
2nd line changed as follows
(Incorrect) Endpoint2
(Correct) Endpoint2
o
4th line changed as follows
(Incorrect) The FIFO for endpoint 2 out transfer has a dual-
FIFO configuration
(Correct) The FIFO for endpoint 2
o (for Bulk_out transfer) has
a dual-FIFO configuration
15.3.24 USB Endpoint
Receive Data Size
Register 3o (UESZ3o)
7
th
line changed as follows
(Incorrect) Endpoint3
(Correct) Endpoint3o
9
th
line changed as follows
(Incorrect) The FIFO for endpoint 3 out transfer has a dual-
FIFO configuration.
(Correct) The FIFO for endpoint 3
o (for Isochronous_out
transfer) has a dual-FIFO configuration.
15.3.25 USB Endpoint
Receive Data Size
Register 4o (UESZ4o)
12
th
line changed as follows
(Incorrect) Endpoint4
(Correct) Endpoint4o
14
th
line changed as follows
(Incorrect) The FIFO for endpoint 4 out transfer has a dual-
FIFO configuration.
(Correct) The FIFO for endpoint 4o (for Bulk_out transfer) has
a dual-FIFO configuration.
15.3.30 USB Interrupt
Enable Register 0 (UIER0)
470
Bit table amended
5 EP1iTRE 0 R/W Enables the EP1iTR interrupt.
Bit Bit Name Initial Value R/W Description
7 BRSTE 0 R/W Enables the BRST interrupt.
6 — 0RReserved
This bit is always read as 0.
4 EP1iTSE 0 R/W Enables the EP1iTS interrupt.
15.3.34 USB Interrupt
Select Register 0 (UISR0)
472
Bit table amended
Bit Bit Name Initial Value R/W Description
7 BRSTS 0 R/W Selects the BRST interrupt output pin.
6 — 0RReserved
This bit is always read as 0.
5 EP1iTRS 0 R/W Selects the EP1iTR interrupt output pin.
4 EP1iTSS 0 R/W Selects the EP1iTS interrupt output pin.
3 EP0oTSS 0 R/W Selects the EP0oTS interrupt output pin.
2 EP0iTRS 0 R/W Selects the EP0iTR interrupt output pin.
1 EP0iTSS 0 R/W Selects the EP0iTS interrupt output pin.
0 SetupTSS 0 R/W Selects the SetupTS interrupt output pin.
Rev. 3.0, 10/02, page xix of lviii
Section
Page
Description
15.3.42 USB Test
Register 1 (UTSTR1)
479
Bit table amended and Note added
Bit Bit Name Initial Value R/W Description
7
6
VBUS
UBPM
—
*
—
*
R
R
Internal/External Transceiver Input Signal Monitor Bits
VBUS: Monitors VBUS pin
UBPM: Monitors UBPM pin
5 to 3 — 0 R Reserved
These bits are always read as 0 and cannot be
modified.
2
1
0
RCV
VP
VM
—
*
—
*
—
*
R
R
R
Internal/External Transceiver Input Signal Monitor Bits
RCV: Monitors the RCV signal of the internal/external
transceiver
VP: Monitors the VP signal of the internal/external
transceiver
VM: Monitors the VM signal of the internal/external
transceiver
Note:
*
An asterisk indicates an undefined value.
15.3.42 USB Test
Register 1 (UTSTR1)
Table 15.4
Relationship between the
UTSTR1 Settings and Pin
Inputs
480
UTSTR1 Monitor value amended
UTSTR1
Monitor
RCV VP VM
000
0/1 0 0
X00
001
110
X11
X00
001
110
X11
0 0/1 X
0X0/1
0/1 X X
X0/1X
XX0/1
15.3.44 Module Stop
Control Register B
(MSTPCRB)
481
Section title amended
Rev. 3.0, 10/02, page xx of lviii
Section
Page
Description
15.5.9 Isochronous–Out
Transfer (Dual-FIFO)
(When EP3o is Specified
as Endpoint)
Figure 15.21 EP3o
Isochronous-Out Transfer
Operation
507
Figure amended
Set EP3o normal
receive status to 1
(Set internal EP3o TS to 1)
Switch to FIFO
Receive OUT token
Receive data from the host
Receive data from the host
FIFO B
FIFO A
Receive SOF
USB function
Receive data
error?
Ye s
No
Ye s
No
Switch to FIFO
Receive SOF
Receive OUT token
Receive data
error?
Set EP3o normal
receive status to 1
(Set Internal EP3o TS to 1
)
Set EP3o abnormal
receive status to 1
(Set Internal EP3o TF to 1)
Set EP3o abnormal
receive status to 1
(Set internal EP3o TF to 1)
B-side UIFR1/EP3oTS, EP3oTF update
A-side UIFR1/EP3oTS, EP3oTF update
15.5.10 Processing of
USB Standard Commands
and Class/Vendor
Commands
508
11th line changed as follows
(Incorrect) EXIROx pin
(Correct) EXIROx
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660
  • Page 661 661
  • Page 662 662
  • Page 663 663
  • Page 664 664
  • Page 665 665
  • Page 666 666
  • Page 667 667
  • Page 668 668
  • Page 669 669
  • Page 670 670
  • Page 671 671
  • Page 672 672
  • Page 673 673
  • Page 674 674
  • Page 675 675
  • Page 676 676
  • Page 677 677
  • Page 678 678
  • Page 679 679
  • Page 680 680
  • Page 681 681
  • Page 682 682
  • Page 683 683
  • Page 684 684
  • Page 685 685
  • Page 686 686
  • Page 687 687
  • Page 688 688
  • Page 689 689
  • Page 690 690
  • Page 691 691
  • Page 692 692
  • Page 693 693
  • Page 694 694
  • Page 695 695
  • Page 696 696
  • Page 697 697
  • Page 698 698
  • Page 699 699
  • Page 700 700
  • Page 701 701
  • Page 702 702
  • Page 703 703
  • Page 704 704
  • Page 705 705
  • Page 706 706
  • Page 707 707
  • Page 708 708
  • Page 709 709
  • Page 710 710
  • Page 711 711
  • Page 712 712
  • Page 713 713
  • Page 714 714
  • Page 715 715
  • Page 716 716
  • Page 717 717
  • Page 718 718
  • Page 719 719
  • Page 720 720
  • Page 721 721
  • Page 722 722
  • Page 723 723
  • Page 724 724
  • Page 725 725
  • Page 726 726
  • Page 727 727
  • Page 728 728
  • Page 729 729
  • Page 730 730
  • Page 731 731
  • Page 732 732
  • Page 733 733
  • Page 734 734
  • Page 735 735
  • Page 736 736
  • Page 737 737
  • Page 738 738
  • Page 739 739
  • Page 740 740
  • Page 741 741
  • Page 742 742
  • Page 743 743
  • Page 744 744
  • Page 745 745

Hitachi H8S/2215 Series User manual

Type
User manual

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI