ACPL-C79B, ACPL-C79A & ACPL-C790
Isolation Ampli er Evaluation Board User Manual
User Guide
Quick-Start Guide
Once visual inspection is done to ensure that the Evaluation Board is received in good condition, the Evaluation Board
can be powered up in just 3 simple steps according to Figure 1 as shown:
1. Select either one of the provided sensing resistors (10mΩ or 15mΩ), or user’s own sensing resistor and mount it
(through soldering) on pads provided for R1 on the Evaluation Board;
2. Connect the necessary power supplies and current source as shown:
a. Connect 1st isolated 5V DC supply (DC Supply 1) to connector CON1 as shown;
b. Connect a 3.3V DC supply (DC Supply 2, can be non-isolated) to connector CON2 as shown;
c. Connect, through soldering, the required input current source (for sensing) cables as shown;
3. Supply the input current (subject to a maximum signal level of 250mVpp, or ±125mVdc across resistor R1) through
the cables (as shown in 2c) and monitor the output through an oscilloscope.
Figure 1. Default Test Setup of Evaluation Board
+5V
Gnd1
DC Supply 1
+3.3V
Gnd2
DC Supply 2
Current Source Cables
for sensing
Output to
Oscilloscope
for monitoring
/or MCU for
Readings
1
2a
2b
2c
3
1
2
Schematics
Schematics of the Evaluation Board are as shown in Figure 2.
J1
C5
100nF
GND1
VDD1
1
Vin+
2
Vin-
3
Gnd1
4
Gnd2
5
Vout-
6
Vout+
7
VDD2
8
U1
ACPL-C79X
C2
100nF
GND1
1
2
3
6
7
8
U2
LM78L05ACM
GND1
C1
100nF
GND1
1
2
3
CO N1
CO N1X 3
GND1
Batt-/Gnd1
9V Batt+
Vdd1
C3
22nF
R2
10R, 1%
R3
10R, 1%
Rsense-
R1
GND1
GND1
Rsense+
GND2
C6
100nF
TP1
GND2
C7
100nF
1
2
3
6
7
8
U3
L78L33ACD13TR
GND2
C8
100nF
GND2
R4
1K, 1%
+V dd3
2
3
6
4
7
+
-
U4
OPA 237UA
R6
10K, 1%
R8
10K, 1%
R7
10K, 1%
C10 68pF
C11
0.1uF
GND2
C12
0.1uF
J3
GND2GND2
-V dd3
R9
10K, 1%
Vref
C9
68pF
TP3
TP2
GND2
R5
1K, 1%
C13
10uF
J4
GND2 GND2 GND2
Vref
+V dd2
+V dd3
-V dd3
GND2
+V dd2
C14 NM
C15
NM
1
2
3
4
5
6
CO N2
6PIN HEADER
J2
TP4
TP5
Figure 2. Schematics of ACPL-C79X Evaluation Board
Board Description
The ACPL-C79X evaluation boards (shown in Figure 3),
can accommodate either a ACPL-C79B(0.5% tolerance),
ACPL-C79A(1% tolerance), or ACPL-C790(3% tolerance)
device on U1, to demonstrate the high linearity and low-
o set capability of Avago’s Isolation Ampli er over a wide
range of input current conditions. It allows a designer to
easily test the performance of the high-precision isola-
tion ampli er in an actual application under real-life op-
erating conditions. Many of the circuit recommendations
discussed in Application Note 1078 are implemented on
the board. Operation requires merely the addition of a
5V Supply and a low-resistance shunt resistor on the in-
put side of the isolation ampli er. The board has holes for
mounting a through-hole shunt, and pads for mounting
a surface-mount shunt. The board may also be used for
general voltage isolation without any shunt resistor.
As can be seen on the board, the isolation circuitry is easily
contained within a small area while maintaining adequate
spacing for good voltage isolation and easy assembly. The
overall size of the evaluation board has been enlarged to
allow mounting of feet for stand-alone use (using the 4
drilled holes at the corners of the board).
Using the Board
The evaluation board is easily prepared for use. Only mi-
nor preparations (just by soldering of shunt resistor, wires
for power / sense current path and output signal) are re-
quired. The evaluation board is having a default setup 1 as
shown in the tables when shipped to customer. Customer
is free to choose any one of the 6 setup con gurations as
shown in the tables by setting J1, J2, J3 and J4 as shown.
Figure 3. Top View of ACPL-C79X Evaluation Board
3
Table 1.
Recommended Vin
for better linearity
[1]
Vdd1 Vdd2 Vdd3 -Vdd3
Default Setup 1 <230mVpp +5Vdc +3.3Vdc +3.3Vdc 0V
Setup 2 <500mVpp +5Vdc +3.3Vdc +3.3Vdc -3.3Vdc
Setup 3 <230mVpp +5Vdc +5Vdc +3.3Vdc 0V
Setup 4 <500mVpp +5Vdc +5Vdc +3.3Vdc -3.3Vdc
Setup 5 <440mVpp +5Vdc +5Vdc +5Vdc 0V
Setup 6 <550mVpp +5Vdc +5Vdc +5Vdc -5Vdc
Notes
1. Linear input range is limited by the post-amp output swing range. To avoid this limitation, directly measure the VOUT+, VOUT– of the isolation
ampli er.
In order to satisfy the above Vdd1, Vdd2, Vdd3 and –Vdd3 voltages, J1, J2, J3 and J4 must be set according to the table
as shown below:
Table 2.
J1
[1]
J2 J3 J4 Remarks
Default
Setup 1
Always
shorted
Shorting Vdd2
& Vdd3 pins
Short Open Only 2 external supplies (+5V Vdd1 & isolated +3,3V for Vdd2) are
needed
Setup 2 Always
shorted
Shorting Vdd2
& Vdd3 pins
Open Short 3 external supplies (+5V Vdd1, isolated +3,3V for Vdd2 and Vdd3,
while isolated -3,3V for –Vdd3) are needed.
Setup 3 Always
shorted
Shorting Vdd3
& C8_2 pins
Short Open Only 2 external supplies (+5V Vdd1 & isolated +5V for Vdd2) are
needed, Vdd3 is obtained thru converter U3.
Setup 4 Always
shorted
Shorting Vdd3
& C8_2 pins
Open Short 3 external supplies (+5V Vdd1 & isolated +5V for Vdd2, while
isolated -3,3V for –Vdd3) are needed, Vdd3 is obtained thru
converter U3.
Setup 5 Always
shorted
Shorting Vdd2
& Vdd3 pins
Short Open Only 2 external supplies (+5V Vdd1 & isolated +5V for Vdd2 &
Vdd3) are needed.
Setup 6 Always
shorted
Shorting Vdd2
& Vdd3 pins
Open Short 3 external supplies (+5V Vdd1, isolated +5V for Vdd2 & Vdd3,
while isolated -5V for –Vdd3) are needed.
Notes
1. To obtain +5Vdc at Vdd1, a 9V Battery can be connected across Pin-2 and 3 of CON1 connector or by connecting an external +5V DC supply directly
to Pin-1 and 3 of CON1 connector. J1 can be left shorted permanently unless U2 is non-functioning.
The output signal is measured between the “Vout” and “GND2” terminals (at the output side of the board). With all con-
nections made and power supplies turned on, the approximate relationship of output voltage to input current is:
V
OUT
= 8.2 x V
IN
, where
V
IN
= R
SENSE
x I
IN
;
With the shunt resistor in place, the maximum di erential input voltage swing for linear operation is ±200mV as speci-
ed in the datasheet. However, input voltage as high as ±300mV can be safely applied with minimal performance
degradation.
When 68pF capacitance is selected for both C9 and C10, the bandwidth will be limited to 150kHz. To obtain 200kHz
bandwidth, change both C9 & C10 to 47pF.
For product information and a complete list of distributors, please go to our web site: www.avagotech.com
Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries.
Data subject to change. Copyright © 2005-2011 Avago Technologies. All rights reserved.
AV02-2502EN - July 14, 2011
Output Measurement
A sample Vout against Vin waveforms are captured and shown in Figure 4 below.
(Orange and Green traces are the input and output voltages respectively).
V
IN+
= 100 mV, 50kHz.
Vout is taken at U4 Vout node, which is at pin-3 of Connector CON2.
Figure 4. Vout vs Vin Voltage Waveforms
-
1
-
2
-
3
-
4
Avago ACPL-C79B, ACPL-C79A & ACPL-C790, Isolation Amplifier Evaluation Board User User manual
- Type
- User manual
Ask a question and I''ll find the answer in the document
Finding information in a document is now easier with AI
Related papers
Other documents
-
Broadcom ACPL-790B, ACPL-790A, ACPL-7900 Evaluation Board User guide
-
-
-
-
Analog Devices UG-358 User manual
-
-
-
Silicon Labs Si86xxISO-EVB User guide
-
AKM AK8133V Evaluation Board Manual
-