Page is loading ...
[AKD4619-A]
<KM134001> 2021/01
1. GENERAL DESCRIPTION
The AKD4619-A is an evaluation board designed to demonstrate the characteristics of AK4619, which
is 4ch 32-bit 192KHz audio CODEC. The control settings of this board may be controlled via USB port,
allowing for easy A/D and D/A evaluation. Analog 3.5mm stereo jacks are used for the input and output
of the analog signals. This board also has a digital interface which can be connected to the digital audio
system via optical connector.
◼ Ordering guide
AKD4619-A --- Evaluation board for AK4619VN.
(Control software is included with this package)
2. FUNCTION
Analog audio input: Stereo-mini jack (x4)
Analog audio output: Stereo-mini jack (x2)
Digital audio interface
- DIT&DIR (AK4118A): Optical input/output connectors
- 14-pin header for external signal interface
USB port for the board control
Figure 1. AKD4619-A Block Diagram (Note 1, Note 2)
Note 1. Circuit diagram and PCB layout are attached at the end of this manual.
Note 2. The AK4118A has built-in DIR, DIT and the X’tal oscillator.
AK4619 Evaluation Board Rev.0
AKD4619-A
- 1-
[AKD4619-A]
<KM134001> 2021/01
3. Table of Contents
1. GENERAL DESCRIPTION ......................................................................................................................................... 1
◼ Ordering guide ............................................................................................................................................................ 1
2. FUNCTION .................................................................................................................................................................. 1
3. Table of Contents .......................................................................................................................................................... 2
4. Board Diagram .............................................................................................................................................................. 3
◼ Board Diagram ............................................................................................................................................................ 3
◼ Description .................................................................................................................................................................. 3
5. Evaluation Board Setup................................................................................................................................................. 5
◼ Operation Sequence .................................................................................................................................................... 5
1) Set up Power Supplies ....................................................................................................................................... 5
1.1. AVDD setting ............................................................................................................................................. 5
1.2. VREFH/VREFL Setting ............................................................................................................................. 5
1.3. TVDD Setting ............................................................................................................................................. 6
1.4. Power supplies for Peripherals Setting ....................................................................................................... 6
1.5. AGND/DGND Setting ................................................................................................................................ 7
2) Set up External input/output path ...................................................................................................................... 8
2.1. Evaluation Mode Setting example .............................................................................................................. 8
2.1.1. [B1] StereoI2S_48kHz_256fs_64fs <Default setting> ........................................................................... 9
2.1.2. [B2] StereoMSB_192kHz_128fs_64fs ................................................................................................. 11
2.1.3. [B3] TDM128_I2S_48kHz_256fs_128fs .............................................................................................. 12
2.1.4. [B4] TDM256_MSB_96kHz_256fs_256fs ........................................................................................... 13
2.1.5. [B5] StereoPCMShort_48kHz_256fs_32fs ........................................................................................... 14
2.1.1. [B6] StereoPCMLong_96kHz_256fs_64fs ........................................................................................... 15
2.2. Signal Path and clock selection ................................................................................................................. 16
2.3. Digital Audio Interface ............................................................................................................................. 18
2.4. Signal Routing setting (For [B1] [B2]) ..................................................................................................... 20
2.5. Signal Routing setting (For [B3] [B4] [B5] [B6])..................................................................................... 21
2.6. Serial Audio I/O Headers (For [B1] [B2]) ................................................................................................ 22
2.7. Serial Audio I/O Headers (For [B3] [B4] [B5] [B6]) ................................................................................ 23
2.8. Control Interface setting ........................................................................................................................... 25
2.9. Power-down (Device Reset) ..................................................................................................................... 25
6. CONTROL SOFT MANUAL ..................................................................................................................................... 26
◼ Evaluation Board and Control Soft Settings ............................................................................................................. 26
◼ Software Operation Overview .................................................................................................................................. 26
◼ Common Buttons ...................................................................................................................................................... 27
◼ Tab Functions ........................................................................................................................................................... 28
1. [MainFunc]: Easy function control tab .................................................................................................................. 28
1.1. Function button ......................................................................................................................................... 30
1.2. Gain Setting Dialog .................................................................................................................................. 31
1.3. Volume Setting Dialog ............................................................................................................................. 32
2. [Script]: Script function tab ................................................................................................................................... 33
3. [RegMap]: Register Map tab ................................................................................................................................. 35
7. Measurement Data ...................................................................................................................................................... 36
8. REVISION HISTORY ................................................................................................................................................ 38
IMPORTANT NOTICE ................................................................................................................................................... 39
- 2-
[AKD4619-A]
<KM134001> 2021/01
4. Board Diagram
◼ Board Diagram
Figure 2. AKD4619-A Diagram
◼ Description
(1) Evaluation Chip
AK4619 U100 : Audio CODEC.
(2) Analog data Terminal
Analog Input (Stereo mini jack), J201, J202, J203, J204 for IN1N/P, IN2N/P, IN3N/P, IN4N/P.
Analog Output (Stereo mini jack), J210, J211 for AOUT1L/R, AOUT2L/R.
Refer to the Figure 16.
(3) Digital Interface Optical/Coaxial Connector.
Input Connector PORT300, 301
Output Connector PORT303, 304
Refer to the Figure 19, Table 8.
(4) External Port
INOUT-Port PORT401
Refer to the Figure 24, Table 17, and Table 18.
(5) Power supply and GND
J701 (AVDD) : +5V/3.3V Power Supply
J730 (VREFH) : +5V/3.3V Power Supply (VREFH is connected externally to AVDD)
J702 (TVDD) : +5.0V/+3.3V/1.8V Power Supply
J703 (REG) : +5.0V Power Supply
J731 (VREFL) : GND
J710 (AGND) : AGND
J711 (DGND) : DGND
Refer to the 5.1) Set up Power Supplies.
(6) Digital Audio Interface chip
AK4118A U300 : DIR, DIT and X’tal oscillator.
Analog Input
Power Supply
TVDD
Optical/COAX
Output
USB Port
Analog Output
Optical /COAX
Input
AK4619
External
Port
Power Supply
VREFH
Power Supply
AVDD
AK4118A
Toggle
switch 1
Toggle
switch 2
- 3-
[AKD4619-A]
<KM134001> 2021/01
(7) Toggle switch 1
SW500 for PDN setting of AK4619.
“H”: PDN = High
“L”: PDN = Low
Refer to the Figure 26, Table 20.
(8) Toggle switch 2
SW501 for PDN setting of AK4118A.
“H”: PDN = High
“L”: PDN = Low
Refer to the Figure 26, Table 20.
(9) USB Port
PORT601 : USB Port to control the AK4619 registers with I2C/SPI interface.
- 4-
[AKD4619-A]
<KM134001> 2021/01
5. Evaluation Board Setup
◼ Operation Sequence
1) Set up Power Supplies
1.1. AVDD setting
Figure 3. Analog Power-Supply
Jack/Jumper
Name
Color/
Jumper
Default
Setting
Function
Comments
J701
AVDD
Yellow
+5.0V
AK4619 AVDD
This jack is used the AVDD power supply. (Note 3)
JP701
AVDD-
SEL1
1: REG
3: CON
Select REG
(1-2 short)
AVDD Power
supply Seting1
Select AVDD power supply routing.
REG: Regulator selected.
CON: AVDD terminal selected. (Note 4)
JP702
AVDD-
SEL2
1: REG
3: CON
Select REG
(1-2 short)
AVDD Power
supply Seting2
Select AVDD source.
REG: Regulator selected.
CON: AVDD terminal selected. (Note 4)
J710
AGND
Black
0V
AK4619 VSS1
Should always be connected. (Figure 7)
Table 1. AVDD Setting
1.2. VREFH/VREFL Setting
Figure 4. VREFH/VREFL Power-Supply setting
Jack/Jumper
Name
Color/
Jumper
Default
Setting
Function
Comments
J730
VREFH
Yellow
AVDD
AK4619 VREFH
This jack is used the VREFH power supply. (Note 3)
JP730
VREFH-
SEL1
1: REG
3: CON
Select REG
(1-2 short)
VREFH Voltage
Setting 1
Select VREFH power supply routing.
REG: Regulator selected.
CON: VREFH terminal selected. (Note 4)
JP731
VREFH-
SEL2
1: AVDD
4: CON
3: REG3.3
Select REG3.3
(3-2 short)
VREFH Voltage
Setting 2
Select VREFH power supply routing.
AVDD: AVDD-SEL2 (JP702) selected.
CON: VREFH terminal selected. (Note 4)
REG3.3: Regulator selected.
J731
VREFL
Black
0V
AK4619 VREFL
VREFL is connected externally to VSS1.
JP732
VREFL-
SEL1
1: CON
3: AGND
Select AGND
(3-2 short)
VREFL select
Select VREFL GND.
CON: J731 VREFL selected.
AGND: AGND selected.
Table 2. VREFH/VREFL Setting
- 5-
[AKD4619-A]
<KM134001> 2021/01
1.3. TVDD Setting
Figure 5. TVDD Power-Supply Setting
Jack/Jumper
Name
Color/
Jumper
Default
Setting
Function
Comments
J702
TVDD
Yellow
+5.0V
AK4619 TVDD
This jack is used the TVDD power supply. (Note 3)
JP703
TVDD-
SEL1
1: REG
3: CON
Select REG
(1-2 short)
TVDD Power
supply Seting1
Select TVDD power supply routing.
REG: Regulator selected.
CON: TVDD terminal selected. (Note 4)
JP704
TVDD-
SEL2
1: +3.3V
3: +1.8V
Select +3.3V
(1-2 short)
TVDD Power
supply Seting2
Select TVDD voltage supply selection.
+3.3V: Select +3.3V regulator output.
+1.8V: Select +1.8V regulator output.
JP705
TVDD-
SEL3
1: REG
3: CON
Select REG
(1-2 short)
AK4619 TVDD
Select TVDD source.
REG: Regulator selected.
CON: TVDD terminal selected. (Note 4)
J711
DGND
Black
0V
AK4619 VSS2
Should always be connected. (Figure 7)
Table 3. TVDD Setting
1.4. Power supplies for Peripherals Setting
Figure 6. Peripherals Power-Supply setting
Jack/Jumper
Name
Color/
Jumper
Default
Setting
Function
Comments
J703
REG
Red
+5.0V
Power supply for
peripheral part on
the board
This jack is used to the buffer power supply. (Note 3)
JP706
D3318V-
SEL1
1: +3.3V
3: +1.8V
Select +3.3V
(1-2 short)
Buffer Power
supply Seting1
Select Buffer power supply voltage.
+3.3V: Select +3.3V regulator
+1.8V: Select +1.8V regulator
Table 4. Peripherals Setting
- 6-
[AKD4619-A]
<KM134001> 2021/01
1.5. AGND/DGND Setting
Figure 7. AGND-DGND setting
Jack/Jumper
Name
Color/
Jumper
Default
Setting
Function
Comments
J710
GND-
SEL
Short
Open
Short
Common GND
Select
Select connection between AGND and DGND
Short: Common GND
Open: Separate
Table 5. AGND/DGND Setting
Note 3. Each supply line should be distributed independently from the power supply unit.
Note 4. Set the power supply to +3.3V, TVDD to +3.3V or +1.8V.
- 7-
[AKD4619-A]
<KM134001> 2021/01
2) Set up External input/output path
2.1. Evaluation Mode Setting example
At the top of [MainFunc] tab of the AK4619 control software, setting examples corresponding to the six
typical evaluation modes registered are shown.
Figure 8. Six typical evaluation Mode
Evaluation mode
ADC/
DAC
Input
Output
Reference
No.
Name
B1
StereoI2S_
48kHz_256fs_64fs
ADC
AIN1 J201
AIN2 J202
OPT-OUT
PORT303
(SDOUT1)
Figure 9
Figure 16
Figure 19
Figure 20
Figure 22
6.1.1
Default
DAC
OPT-IN
PORT300
(SDIN1)
AOUT1
J210
B2
StereoMSB_
192kHz_128fs_64fs
ADC
AIN1 J201
AIN2 J202
OPT-OUT
PORT303
(SDOUT1)
Figure 11
Figure 16
Figure 19
Figure 20
Figure 22
6.1.1
DAC
OPT-IN
PORT300
(SDIN1)
AOUT1
J210
B3
TDM128_I2S_
48kHz_256fs_128fs
ADC
AIN1 J201
AIN2 J202
AIN3 J203
AIN4 J204
INOUT-PORT
PORT401
(SDOUT1)
Figure 12
Figure 16
Figure 21
Figure 23
6.1.1
DAC
INOUT-PORT
PORT401
(SDIN1)
AOUT1
J210
AOUT2
J211
B4
TDM256_MSB_
96kHz_256fs_256fs
ADC
AIN1 J201
AIN2 J202
AIN3 J203
AIN4 J204
INOUT-PORT
PORT401
(SDOUT1)
Figure 13
Figure 16
Figure 21
Figure 23
6.1.1
DAC
INOUT-PORT
PORT401
(SDIN1)
AOUT1
J210
AOUT2
J211
B5
StereoPCMShort_
48kHz_256fs_32fs
ADC
AIN1 J201
AIN2 J202
INOUT-PORT
PORT401
(SDOUT1)
Figure 14
Figure 16
Figure 21
Figure 24
6.1.1
DAC
INOUT-PORT
PORT401
(SDIN1)
AOUT1
J210
B6
StereoPCMLong_
96kHz_256fs_64fs
ADC
AIN1 J201
AIN2 J202
INOUT-PORT
PORT401
(SDOUT1)
Figure 15
Figure 16
Figure 21
Figure 24
6.1.1
DAC
INOUT-PORT
PORT401
(SDIN1)
AOUT1
J210
Table 6. Evaluation Mode Setting example
(B1)
(B2)
(B3)
(B4)
(B5)
(B6)
- 8-
[AKD4619-A]
<KM134001> 2021/01
2.1.1. [B1] StereoI2S_48kHz_256fs_64fs <Default setting>
Audio Serial format: Stereo mode I2S compatible
fs = 48kHz, BICK = 64fs, MCLK = 256fs (12.288MHz)
Audio Serial Interface: OPT-IN (PORT300) OPT-OUT (PORT303)
ADC&DAC
Figure 9. B1 StereoI2S_48kHz_256fs_64fs Default setting path
- 9-
[AKD4619-A]
<KM134001> 2021/01
Audio Serial Interface: OPT-OUT (PORT303)
ADC : X’tal mode
Figure 10. B1 setting path ADC in X’tal mode
Without the OPT-IN (PORT300) input, the AK4118A operates in X'tal mode.
(1) In X'tal mode, LRCK is determined by setting OCKS1 and OCKS0pin of SW300_4-5pin based on
24.576MHz of X'tal oscillator.
(2) In X'tal mode, AK4118A also shifts to the loopback that connects the DAUX signal to the SDTO, and the
signal comes to the DIO of PORT408,409. Connect the jumper of PORT408,409 to GND.
- 10-
[AKD4619-A]
<KM134001> 2021/01
2.1.2. [B2] StereoMSB_192kHz_128fs_64fs
Audio Serial format: Stereo mode MSB compatible
fs = 192kHz, BICK = 64fs, MCLK = 128fs (24.576MHz)
Audio Serial Interface: OPT-IN (PORT300) OPT-OUT (PORT303)
ADC&DAC
Figure 11. B2 StereoMSB_192kHz_128fs_64fs setting path
- 11-
[AKD4619-A]
<KM134001> 2021/01
2.1.3. [B3] TDM128_I2S_48kHz_256fs_128fs
Audio Serial format: TDM 128 mode I2S compatible
fs = 48kHz, BICK = 128fs, MCLK = 256fs (12.288 MHz)
Audio Serial Interface: INOUT-PORT (PORT401)
ADC&DAC
Figure 12. B3 TDM128_I2S_48kHz_256fs_128fs setting path
- 12-
[AKD4619-A]
<KM134001> 2021/01
2.1.4. [B4] TDM256_MSB_96kHz_256fs_256fs
Audio Serial format: TDM 256 mode MSB compatible
fs = 96kHz, BICK = 256fs, MCLK = 256fs (24.276 MHz)
Audio Serial Interface: INOUT-PORT (PORT401)
ADC&DAC
Figure 13. B4 TDM256_MSB_96kHz_256fs_256fs setting path
- 13-
[AKD4619-A]
<KM134001> 2021/01
2.1.5. [B5] StereoPCMShort_48kHz_256fs_32fs
Audio Serial format: Stereo mode PCM Short compatible
fs = 48kHz, BICK = 32fs, MCLK = 256fs (12.288 MHz)
Audio Serial Interface: INOUT-PORT (PORT401)
ADC&DAC
Figure 14. B5 StereoPCMShort_48kHz_256fs_32fs setting path
- 14-
[AKD4619-A]
<KM134001> 2021/01
2.1.1. [B6] StereoPCMLong_96kHz_256fs_64fs
Audio Serial format: Stereo mode PCM Long compatible
fs = 96kHz, BICK = 64fs, MCLK = 256fs (24.576 MHz)
Audio Serial Interface: INOUT-PORT (PORT401)
ADC&DAC
Figure 15. B6 StereoPCMLong_96kHz_256fs_64fs setting path
- 15-
[AKD4619-A]
<KM134001> 2021/01
2.2. Signal Path and clock selection
IN4P/N IN3P/N IN2P/N IN1P/N
AOUT1L/R
AOUT2L/R
Figure 16. AK4619 Analog Inputs/Outputs
Figure 17. Analog Input Configuration AIN1/2
Figure 18. Analog Input Configuration AIN3/4
Differential
Single-Ended
Pseudo differential
Differential
Single-Ended
Pseudo differential
- 16-
[AKD4619-A]
<KM134001> 2021/01
No
Jumper Names
Default Setting
Functions
1
JP203
Diff Sel
Short
Select connection of signal GND and board GND.
Short: Common GND
Open: Separate.
2
JP210
Diff Sel
Short
Select connection of signal GND and board GND.
Short: Common GND
Open: Separate.
3
JP201
Diff Sel
2-3pin short
Select analog signal to IN1N/AIN2L/GND3L.
1-2pin: Signal GND. (Pseudo differential)
2-3pin: Negative Signal. (Differential) /
Single-Ended (AIN2L).
Open: Open.
4
JP202,
Diff Sel
2-3pin short
Select analog signal to IN1P/AIN1L/AIN3L.
1-2pin: Open.
2-3pin: Positive Signal (Differential) /
Single-Ended (AIN1L).
5
JP206
Diff Sel
1-2pin short
Select analog signal to IN2P/AIN1R/AIN3R.
1-2pin: Positive Signal (Differential) /
Single-Ended (AIN1R).
2-3pin: Open.
6
JP207
Diff Sel
2-3pin short
Select analog signal to IN2N/AIN2R/GND3R.
1-2pin: Signal GND. (Pseudo differential)
2-3pin: Negative Signal. (Differential) /
Single-Ended (AIN2R).
Open: Open.
7
JP208
Diff Sel
2-3pin short
Select analog signal to IN3N/AIN5L/GND6L.
1-2pin: Signal GND. (Pseudo differential)
2-3pin: Negative Signal. (Differential) /
Single-Ended (AIN5L).
Open: Open.
8
JP209
Diff Sel
2-3pin short
Select analog signal to IN3P/AIN4L/AIN6L.
1-2pin: Open.
2-3pin: Positive Signal (Differential) /
Single-Ended (Ain4L).
9
JP213
Diff Sel
1-2pin short
Select analog signal to IN4P/AIN4R/AIN6R.
1-2pin: Positive Signal (Differential) /
Single-Ended (AIN4R).
2-3pin: Open.
10
JP214
Diff Sel
2-3pin short
Select analog signal to IN4N/AIN5R/GND6R.
1-2pin: Signal GND. (Pseudo differential)
2-3pin: Negative Signal. (Differential) /
Single-Ended (AIN5R).
Open: Open.
Table 7. Analog Input Setting
- 17-
[AKD4619-A]
<KM134001> 2021/01
2.3. Digital Audio Interface
Figure 19. Digital Audio Interface
No
Jumper Names
Default Setting
Functions
1
JP300
RX-SEL
OPT
1-2pin short
Select DIR input port.
1-2pin (OPT): Optical port.
2-3pin (COAX): Coaxial port.
2
JP301
TX-SEL
OPT
1-2pin short
Select DIT output port.
1-2pin (OPT): Optical port.
2-3pin (COAX): Coaxial port.
Table 8. Digital Audio Interface Setting
No.
Switch Name
Function
Default
1
DIF2
Set audio format of Audio interface and direction of LRCK and BICK.
DAUX, SDTO: 24-bit I2S,
LRCK, BICK: Output
H
2
DIF1
L
3
DIF0
H
4
OCKS1
The frequency of X’tal: 512 times of the sampling frequency(fs)
Master clock output on MCKO1 is equal to X’tal frequency.
fs max: 48KHz
H
5
OCKS0
L
Table 9. SW300 Setting (AK4118A)
Optical
output
Coaxial
output
Optical input
Coaxial input
X’tal:24.576MHz
- 18-
[AKD4619-A]
<KM134001> 2021/01
Mode
DIF2 pin
SW300_
1
DIF1 pin
SW300_
2
DIF0 pin
SW300_
3
DAUX
Input Format
LRCK
BICK
Polarity
I/O
Frequency
I/O
0
L
L
L
24bit, Left
justified
H/L
O
64fs
O
1
L
L
H
24bit, Left
justified
H/L
O
64fs
O
2
L
H
L
24bit, Left
justified
H/L
O
64fs
O
3
L
H
H
24bit, Left
justified
H/L
O
64fs
O
4
H
L
L
24bit, Left
justified
H/L
O
64fs
O
5
H
L
H
24bit, I
2
S
L/H
O
64fs
O
Default
6
H
H
L
24bit, Left
justified
H/L
I
64-128fs
I
7
H
H
H
24bit, I
2
S
L/H
I
64-128fs
I
Table 10. Audio format (AK4118A)
OCKS1
pin
SW300_4
OCKS0
pin
SW300_5
X’tal
Frequency
MCKO1
Output
Frequency
LRCK
Output Frequency
(fs)
(X’tal: 24.576MHz)
L
L
256fs
256fs
96 kHz
L
H
256fs
256fs
96 kHz
H
L
512fs
512fs
48 kHz
Default
H
H
128fs
128fs
192 kHz
Table 11. Master Clock Frequency Select (AK4118A)
- 19-
[AKD4619-A]
<KM134001> 2021/01
2.4. Signal Routing setting (For [B1] [B2])
Figure 20. Clock/Audio Data routing header 1
No
Jumper Names
Default Setting
Functions
1
PORT402
MCLK-SEL
DIO
1-2pin short
Connect ports to MCLK pin of AK4619.
1-2pin (DIO): MCKO1 output of AK4118A.
3-4pin (PORT): PORT401 MCLK.
5-6pin (GND): GND.
2
PORT403
BICK-SEL
DIO
1-2pin short
Connect ports to BICK pin of AK4619.
1-2pin (DIO): BICK output of AK4118A.
3-4pin (PORT): PORT401 BICK.
5-6pin (GND): GND.
3
PORT405
LRCK-SEL
DIO
1-2pin short
Connect ports to LRCK pin of AK4619.
1-2pin (DIO): LRCK output of AK4118A.
3-4pin (PORT): PORT401 LRCK.
5-6pin (GND): GND.
4
PORT406
SDOUT1-SEL
DIO
1-2pin short
Connect ports to SDOUT1 pin of AK4619.
1-2pin (DIO): DAUX input of AK4118A.
3-4pin (PORT): PORT401 SDOUT1.
5-6pin (GND): GND.
5
PORT407
SDOUT2-SEL
Open
Connect port to SDOUT2 pin of AK4619.
1-2pin (DIO): DAUX input of AK4118A.
3-4pin (PORT): PORT401 SDOUT2.
5-6pin (GND): GND.
6
PORT408
SDIN1-SEL
DIO
1-2pin short
Connect ports to SDIN1 pin of AK4619.
1-2pin (DIO): SDTO output of AK4118A.
3-4pin (PORT): PORT401 SDIN1.
5-6pin (GND): GND.
7
PORT409
SDIN2-SEL
GND
5-6pin short
Connect ports to SDIN2 pin of AK4619.
1-2pin (DIO): SDTO output of AK4118A.
3-4pin (PORT): PORT401 SDIN2.
5-6pin (GND): GND.
Table 12. Signal Routing Setting 1
- 20-
/
