NXP RS08KA Reference guide

RS08

Microcontrollers

freescale.com

MC9RS08KA8

MC9RS08KA4

Reference Manual

MC9RS08KA8RM

Rev. 4

5/2015

Related Documentation:

• MC9RS08KA8 (Data Sheet)

Contains pin assignments and diagrams, all electrical

specifications, and mechanical drawing outlines.

Find the most current versions of all documents at:

http://www.freescale.com

8-Bit RS08 Central Processor Unit (CPU)

• Up to 20 MHz CPU at 1.8 V to 5.5 V across

temperature range of –40°C to 85°C

• Subset of HC08 instruction set with added

BGND instruction

On-Chip Memory

• 8 KB flash read/program/erase over full

operating voltage and temperature

— KA4 has 4 KB flash

• 254 byte random-access memory (RAM)

— KA4 has 126 byte RAM

• Security circuitry to prevent unauthorized

access to RAM and flash contents

Power-Saving Modes

• Wait and stop

• Wakeup from power-saving modes using

real-time interrupt (RTI), KBI, or ACMP

Clock Source Options

• Oscillator (XOSC) — Loop-Control Pierce

oscillator; crystal or ceramic resonator

range of 31.25 kHz to 39.0625 kHz or

1 MHz to 5 MHz

• Internal Clock Source (ICS) — Internal

clock source module containing a

frequency-locked-loop (FLL) controlled by

internal or external reference; precision

trimming of internal reference allows 0.2%

resolution and 2% deviation over

temperature and voltage; supports bus

frequencies up to 10 MHz

System Protection

• Watchdog computer operating properly

(COP) reset with option to run from

dedicated 1 kHz internal clock source or

bus clock

• Low-Voltage detection with reset or

interrupt

• Illegal opcode detection with reset

• Illegal address detection with reset

• Flash-Block protection

Development Support

• Single-Wire background debug interface

• Breakpoint capability to allow single

breakpoint setting during in-circuit

debugging

Peripherals

• ADC — 12-channel, 10-bit resolution;

2.5 μs conversion time; automatic compare

function; operation in stop; fully functional

from 2.7 V to 5.5 V (8-channels available

on 16-pin package)

• TPM — One 2-channel; selectable input

capture, output compare, or buffered edge-

or center-aligned PWM on each channel

• IIC — Inter-Integrated circuit bus module

capable of operation up to 100 kbps with

maximum bus loading; capable of higher

baudrates with reduced loading

• MTIM1 and MTIM2 — Two 8-bit modulo

timers

• KBI — Keyboard interrupts with rising or

falling edge detect; eight KBI ports in

16-pin and 20-pin packages

•ACMP — Analog comparator; full

rail-to-rail supply operation; option to

compare to fixed internal bandgap

reference voltage; can operate in stop mode

Input/Output

• 14/18 GPIOs including one output only pin

and one input only pin

• Hysteresis and configurable pullup device

on all input pins; configurable slew rate and

drive strength on all output pins

Package Options

• 16-pin SOIC, PDIP or TSSOP

• 20-pin SOIC or PDIP

MC9RS08KA8 Features

MC9RS08KA8 Series Reference Manual

Covers: MC9RS08KA8

MC9RS08KA4

MC9RS08KA8

Rev. 4

5/2015

MC9RS08KA8 Series Reference Manual, Rev. 4

6 Freescale Semiconductor

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will

be the most current. Your printed copy may be an earlier revision. To verify you have the latest information

available, refer to:

http://freescale.com

The following revision history table summarizes changes contained in this document.

Revision

Number

Revision

Date

Description of Changes

Rev. 1 1/2008 Initial public release

Rev. 2 3/2008 Removed ICSLCLK signal in Figure 11-2.

Rev. 3 9/2008 Revised Figure 1-2.

Added 16-pin TSSOP package information.

Rev.4 5/2015 Updated Figure 11-2.

This product incorporates SuperFlash

®

technology licensed from SST.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc.

MC9RS08KA8 Series Reference Manual, Rev. 4

Freescale Semiconductor 7

List of Chapters

Chapter Number Title Page

Chapter 1 MC9RS08KA8 Device Overview . . . . . . . . . . . . . . . . . . . . . . . . . . .17

Chapter 2 Pins and Connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21

Chapter 3 Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Chapter 4 Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29

Chapter 5 Resets, Interrupts, and General System Control . . . . . . . . . . . . . 41

Chapter 6 Parallel Input/Output Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . .51

Chapter 7 Keyboard Interrupt (RS08KBIV1) . . . . . . . . . . . . . . . . . . . . . . . . . . 63

Chapter 8 Central Processor Unit (RS08CPUV1) . . . . . . . . . . . . . . . . . . . . . . 69

Chapter 9 Analog Comparator (RS08ACMPV1) . . . . . . . . . . . . . . . . . . . . . . .87

Chapter 10 10-bit Analog-to-Digital Converter (RS08ADC10V1). . . . . . . . . . 93

Chapter 11 Internal Clock Source (RS08ICSOSCV1) . . . . . . . . . . . . . . . . . .119

Chapter 12 Inter-Integrated Circuit (RS08IICV2). . . . . . . . . . . . . . . . . . . . . .131

Chapter 13 Modulo Timer (RS08MTIMV1) . . . . . . . . . . . . . . . . . . . . . . . . . . .151

Chapter 14 16-Bit Timer/PWM (RS08TPMV2) . . . . . . . . . . . . . . . . . . . . . . . .161

Chapter 15 Development Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .177

MC9RS08KA8 Series Reference Manual, Rev. 4

Freescale Semiconductor 9

Contents

Section Number Title Page

Chapter 1

MC9RS08KA8 Device Overview

1.1 Overview .........................................................................................................................................17

1.2 MCU Block Diagram ......................................................................................................................17

1.3 System Clock Distribution ..............................................................................................................19

Chapter 2

Pins and Connections

2.1 Introduction .....................................................................................................................................21

2.2 Device Pin Assignment ...................................................................................................................21

2.3 Recommended System Connections ...............................................................................................22

2.4 Pin Detail .........................................................................................................................................22

2.4.1 Power Pins ........................................................................................................................22

2.4.2 PTA5/TCLK/RESET/V

PP

Pin ...........................................................................................23

2.4.3 PTA4/ACMPO/BKGD/MS Pin ........................................................................................23

2.4.4 General-Purpose I/O and Peripheral Ports ........................................................................23

Chapter 3

Modes of Operation

3.1 Introduction .....................................................................................................................................25

3.2 Features ...........................................................................................................................................25

3.3 Run Mode ........................................................................................................................................25

3.4 Active Background Mode ...............................................................................................................25

3.5 Wait Mode .......................................................................................................................................26

3.6 Stop Mode .......................................................................................................................................27

3.6.1 Active BDM Enabled in Stop Mode .................................................................................28

3.6.2 LVD Enabled in Stop Mode ..............................................................................................28

Chapter 4

Memory

4.1 Memory Map ...................................................................................................................................29

4.2 Unimplemented Memory ................................................................................................................30

4.3 Indexed/Indirect Addressing ...........................................................................................................30

4.4 RAM and Register Addresses and Bit Assignments .......................................................................31

4.5 RAM ................................................................................................................................................34

4.6 Flash ................................................................................................................................................35

4.6.1 Features .............................................................................................................................35

4.6.2 Flash Programming Procedure ..........................................................................................35

4.6.3 Flash Mass Erase Operation .............................................................................................36

MC9RS08KA8 Series Reference Manual, Rev. 4

10 Freescale Semiconductor

4.6.4 Security .............................................................................................................................36

4.7 Flash Registers and Control Bits .....................................................................................................37

4.7.1 Flash Options Register (FOPT and NVOPT) ....................................................................37

4.7.2 Flash Control Register (FLCR) .........................................................................................38

4.8 Page Select Register (PAGESEL) ...................................................................................................38

Chapter 5

Resets, Interrupts, and General System Control

5.1 Introduction .....................................................................................................................................41

5.2 Features ...........................................................................................................................................41

5.3 MCU Reset ......................................................................................................................................41

5.4 Computer Operating Properly (COP) Watchdog .............................................................................42

5.5 Interrupts .........................................................................................................................................42

5.6 Low-Voltage Detect (LVD) System ................................................................................................43

5.6.1 Power-On Reset Operation ...............................................................................................43

5.6.2 LVD Reset Operation ........................................................................................................43

5.6.3 LVD Interrupt Operation ...................................................................................................43

5.7 Real-Time Interrupt (RTI) ...............................................................................................................43

5.8 Reset, Interrupt, and System Control Registers and Control Bits ...................................................44

5.8.1 System Reset Status Register (SRS) .................................................................................44

5.8.2 System Options Register (SOPT) .....................................................................................45

5.8.3 System Device Identification Register (SDIDH, SDIDL) ................................................46

5.8.4 System Real-Time Interrupt Status and Control Register (SRTISC) ................................47

5.8.5 System Power Management Status and Control 1 Register (SPMSC1) ...........................49

5.8.6 System Interrupt Pending Register (SIP1) ........................................................................49

Chapter 6

Parallel Input/Output Control

6.1 Pin Behavior in Low-Power Modes ................................................................................................52

6.2 Parallel I/O Registers ......................................................................................................................52

6.2.1 Port A Registers ................................................................................................................52

6.2.2 Port B Registers ................................................................................................................53

6.2.3 Port C Registers ................................................................................................................54

6.3 Pin Control Registers ......................................................................................................................55

6.3.1 Port A Pin Control Registers ............................................................................................55

6.3.2 Port B Pin Control Registers .............................................................................................57

6.3.3 Port C Pin Control Registers .............................................................................................59

Chapter 7

Keyboard Interrupt (RS08KBIV1)

7.1 Introduction .....................................................................................................................................63

7.1.1 Features .............................................................................................................................63

7.1.2 Modes of Operation ..........................................................................................................63

7.1.3 Block Diagram ..................................................................................................................63

7.2 External Signal Description ............................................................................................................64

MC9RS08KA8 Series Reference Manual, Rev. 4

Freescale Semiconductor 11

7.3 Register Definition ..........................................................................................................................64

7.3.1 KBI Status and Control Register (KBISC) .......................................................................65

7.3.2 KBI Pin Enable Register (KBIPE) ....................................................................................65

7.3.3 KBI Edge Select Register (KBIES) ..................................................................................66

7.4 Functional Description ....................................................................................................................66

7.4.1 Edge Only Sensitivity .......................................................................................................66

7.4.2 Edge and Level Sensitivity ...............................................................................................67

7.4.3 KBI Pullup/Pulldown Resistors ........................................................................................67

7.4.4 KBI Initialization ..............................................................................................................67

Chapter 8

Central Processor Unit (RS08CPUV1)

8.1 Introduction .....................................................................................................................................69

8.2 Programmer’s Model and CPU Registers .......................................................................................69

8.2.1 Accumulator (A) ...............................................................................................................70

8.2.2 Program Counter (PC) ......................................................................................................71

8.2.3 Shadow Program Counter (SPC) ......................................................................................71

8.2.4 Condition Code Register (CCR) .......................................................................................71

8.2.5 Indexed Data Register (D[X]) ...........................................................................................72

8.2.6 Index Register (X) ............................................................................................................72

8.2.7 Page Select Register (PAGESEL) .....................................................................................73

8.3 Addressing Modes ...........................................................................................................................73

8.3.1 Inherent Addressing Mode (INH) .....................................................................................73

8.3.2 Relative Addressing Mode (REL) ....................................................................................73

8.3.3 Immediate Addressing Mode (IMM) ................................................................................74

8.3.4 Tiny Addressing Mode (TNY) ..........................................................................................74

8.3.5 Short Addressing Mode (SRT) .........................................................................................75

8.3.6 Direct Addressing Mode (DIR) ........................................................................................75

8.3.7 Extended Addressing Mode (EXT) ..................................................................................75

8.3.8 Indexed Addressing Mode (IX, Implemented by Pseudo Instructions) ............................75

8.4 Special Operations ...........................................................................................................................75

8.4.1 Reset Sequence .................................................................................................................76

8.4.2 Interrupts ...........................................................................................................................76

8.4.3 Wait and Stop Mode ..........................................................................................................76

8.4.4 Active Background Mode .................................................................................................76

8.5 Summary Instruction Table .............................................................................................................77

Chapter 9

Analog Comparator (RS08ACMPV1)

9.1 Introduction .....................................................................................................................................87

9.1.1 Features .............................................................................................................................88

9.1.2 Modes of Operation ..........................................................................................................88

9.1.3 Block Diagram ..................................................................................................................88

9.2 External Signal Description ............................................................................................................89

9.3 Register Definition ..........................................................................................................................89

MC9RS08KA8 Series Reference Manual, Rev. 4

12 Freescale Semiconductor

9.3.1 ACMP Status and Control Register (ACMPSC) ..............................................................90

9.4 Functional Description ....................................................................................................................90

Chapter 10

10-bit Analog-to-Digital Converter (RS08ADC10V1)

10.1 Introduction .....................................................................................................................................93

10.1.1 Module Configurations .....................................................................................................94

10.1.2 Features .............................................................................................................................96

10.1.3 Block Diagram ..................................................................................................................96

10.2 External Signal Description ............................................................................................................97

10.2.1 Analog Power (V

DDAD

) ....................................................................................................98

10.2.2 Analog Ground (V

SSAD

) ...................................................................................................98

10.2.3 Voltage Reference High (V

REFH

) .....................................................................................98

10.2.4 Voltage Reference Low (V

REFL

) ......................................................................................98

10.2.5 Analog Channel Inputs (ADx) ..........................................................................................98

10.3 Register Definition ..........................................................................................................................98

10.3.1 Status and Control Register 1 (ADCSC1) ........................................................................98

10.3.2 Status and Control Register 2 (ADCSC2) ......................................................................100

10.3.3 Data Result High Register (ADCRH) .............................................................................101

10.3.4 Data Result Low Register (ADCRL) ..............................................................................101

10.3.5 Compare Value High Register (ADCCVH) ....................................................................101

10.3.6 Compare Value Low Register (ADCCVL) .....................................................................102

10.3.7 Configuration Register (ADCCFG) ................................................................................102

10.3.8 Pin Control 1 Register (APCTL1) ..................................................................................104

10.3.9 Pin Control 2 Register (APCTL2) ..................................................................................104

10.3.10Pin Control 3 Register (APCTL3) ..................................................................................105

10.4 Functional Description ..................................................................................................................106

10.4.1 Clock Select and Divide Control ....................................................................................107

10.4.2 Input Select and Pin Control ...........................................................................................107

10.4.3 Hardware Trigger ............................................................................................................107

10.4.4 Conversion Control .........................................................................................................107

10.4.5 Automatic Compare Function .........................................................................................110

10.4.6 MCU Wait Mode Operation ............................................................................................110

10.4.7 MCU Stop Mode Operation ............................................................................................111

10.5 Initialization Information ..............................................................................................................111

10.5.1 ADC Module Initialization Example .............................................................................112

10.6 Application Information ................................................................................................................113

10.6.1 External Pins and Routing ..............................................................................................114

10.6.2 Sources of Error ..............................................................................................................115

Chapter 11

Internal Clock Source (RS08ICSOSCV1)

11.1 Introduction ...................................................................................................................................119

11.1.1 Features ...........................................................................................................................121

11.1.2 Modes of Operation ........................................................................................................121

MC9RS08KA8 Series Reference Manual, Rev. 4

Freescale Semiconductor 13

11.1.3 Block Diagram ................................................................................................................122

11.2 External Signal Description ..........................................................................................................123

11.3 Register Definition ........................................................................................................................123

11.3.1 ICS Control Register 1 (ICSC1) .....................................................................................123

11.3.2 ICS Control Register 2 (ICSC2) .....................................................................................125

11.3.3 ICS Trim Register (ICSTRM) .........................................................................................126

11.3.4 ICS Status and Control (ICSSC) .....................................................................................126

11.4 Functional Description ..................................................................................................................127

11.4.1 Operational Modes ..........................................................................................................127

11.4.2 Mode Switching ..............................................................................................................129

11.4.3 Bus Frequency Divider ...................................................................................................129

11.4.4 Low Power Bit Usage .....................................................................................................129

11.4.5 Internal Reference Clock ................................................................................................130

11.4.6 Optional External Reference Clock ................................................................................130

11.4.7 Fixed Frequency Clock ...................................................................................................130

Chapter 12

Inter-Integrated Circuit (RS08IICV2)

12.1 Introduction ...................................................................................................................................131

12.1.1 Module Configuration .....................................................................................................131

12.1.2 Features ...........................................................................................................................133

12.1.3 Modes of Operation ........................................................................................................133

12.1.4 Block Diagram ................................................................................................................133

12.2 External Signal Description ..........................................................................................................134

12.2.1 SCL — Serial Clock Line ...............................................................................................134

12.2.2 SDA — Serial Data Line ................................................................................................134

12.3 Register Definition ........................................................................................................................135

12.3.1 IIC Address Register (IICA) ...........................................................................................135

12.3.2 IIC Frequency Divider Register (IICF) ..........................................................................135

12.3.3 IIC Control Register (IICC1) ..........................................................................................138

12.3.4 IIC Status Register (IICS) ...............................................................................................139

12.3.5 IIC Data I/O Register (IICD) ..........................................................................................140

12.3.6 IIC Control Register 2 (IICC2) .......................................................................................141

12.4 Functional Description ..................................................................................................................142

12.4.1 IIC Protocol .....................................................................................................................142

12.4.2 10-bit Address .................................................................................................................146

12.4.3 General Call Address ......................................................................................................147

12.5 Resets ............................................................................................................................................147

12.6 Interrupts .......................................................................................................................................147

12.6.1 Byte Transfer Interrupt ....................................................................................................147

12.6.2 Address Detect Interrupt .................................................................................................147

12.6.3 Arbitration Lost Interrupt ................................................................................................147

12.7 Initialization/Application Information ..........................................................................................149

MC9RS08KA8 Series Reference Manual, Rev. 4

14 Freescale Semiconductor

Chapter 13

Modulo Timer (RS08MTIMV1)

13.1 Introduction ...................................................................................................................................151

13.1.1 Features ...........................................................................................................................153

13.1.2 Modes of Operation ........................................................................................................153

13.1.3 Block Diagram ................................................................................................................154

13.2 External Signal Description ..........................................................................................................154

13.3 Register Definition ........................................................................................................................154

13.3.1 MTIM Status and Control Register (MTIMSC) .............................................................155

13.3.2 MTIM Clock Configuration Register (MTIMCLK) .......................................................156

13.3.3 MTIM Counter Register (MTIMCNT) ...........................................................................156

13.3.4 MTIM Modulo Register (MTIMMOD) ..........................................................................157

13.4 Functional Description ..................................................................................................................158

13.4.1 MTIM Operation Example .............................................................................................159

Chapter 14

16-Bit Timer/PWM (RS08TPMV2)

14.1 Introduction ...................................................................................................................................161

14.1.1 Features ...........................................................................................................................163

14.1.2 Block Diagram ................................................................................................................163

14.2 External Signal Description ..........................................................................................................165

14.2.1 External TPM Clock Sources .........................................................................................165

14.2.2 TPMxCHn — TPMx Channel n I/O Pins .......................................................................165

14.3 Register Definition ........................................................................................................................165

14.3.1 Timer Status and Control Register (TPMxSC) ...............................................................166

14.3.2 Timer Counter Registers (TPMxCNTH:TPMxCNTL) ...................................................167

14.3.3 Timer Counter Modulo Registers (TPMxMODH:TPMxMODL) ..................................168

14.3.4 Timer Channel n Status and Control Register (TPMxCnSC) .........................................169

14.3.5 Timer Channel Value Registers (TPMxCnVH:TPMxCnVL) .........................................170

14.4 Functional Description ..................................................................................................................171

14.4.1 Counter ............................................................................................................................171

14.4.2 Channel Mode Selection .................................................................................................172

14.4.3 Center-Aligned PWM Mode ...........................................................................................174

14.5 TPM Interrupts ..............................................................................................................................175

14.5.1 Clearing Timer Interrupt Flags .......................................................................................175

14.5.2 Timer Overflow Interrupt Description ............................................................................175

14.5.3 Channel Event Interrupt Description ..............................................................................176

14.5.4 PWM End-of-Duty-Cycle Events ...................................................................................176

Chapter 15

Development Support

15.1 Introduction ...................................................................................................................................177

15.2 Features .........................................................................................................................................177

15.3 RS08 Background Debug Controller (BDC) ................................................................................178

15.3.1 BKGD Pin Description ...................................................................................................179

MC9RS08KA8 Series Reference Manual, Rev. 4

Freescale Semiconductor 15

15.3.2 Communication Details ..................................................................................................179

15.3.3 SYNC and Serial Communication Timeout ....................................................................182

15.4 BDC Registers and Control Bits ...................................................................................................183

15.4.1 BDC Status and Control Register (BDCSCR) ................................................................183

15.4.2 BDC Breakpoint Match Register ....................................................................................184

15.5 RS08 BDC Commands ..................................................................................................................185

MC9RS08KA8 Series Reference Manual, Rev. 4

16 Freescale Semiconductor

MC9RS08KA8 Series Reference Manual, Rev. 4

Freescale Semiconductor 17

Chapter 1

MC9RS08KA8 Device Overview

1.1 Overview

The MC9RS08KA8 series microcontroller unit (MCU) is an extremely low-cost, small pin count, high

performance device intended for home appliances, medical equipment, and as a general purpose

microcontroller. This device is composed of standard on-chip modules including a very small and highly

efficient RS08 CPU core, 254 bytes RAM, 8K bytes flash, two 8-bit modulo timers,12-channel 10-bit

ADC, 2-channel 16-bit Timer/PWM, inter-integrated circuit bus module, keyboard interrupt, and analog

comparator. The device is available in 16- and 20-pin packages.

1.2 MCU Block Diagram

The block diagram, Figure 1-1, shows the MC9RS08KA8 MCU structure.

Chapter 1 MC9RS08KA8 Device Overview

MC9RS08KA8 Series Reference Manual, Rev. 4

18 Freescale Semiconductor

Figure 1-1. MC9RS08KA8 Series Block Diagram

Table 1-1 provides the functional versions of the on-chip modules.

Table 1-1. Block Versions

Module Version

RS08 CPU 1

Analog Comparator (RS08 ACMP) 1

Keyboard Interrupt (RS08 KBI) 1

Modulo Timer (RS08 MTIM) 1

Internal Clock Source (RS08 ICSOSC) 1

Analog-to-Digital Converter (RS08 ADC10) 1

Inter-Integrated Circuit (RS08 IIC) 2

16-Bit Timer/PWM (RS08 TPM) 2

XOSC 1

KEYBOARD INTERRUPT

USER FLASH

USER RAM

RS08 CORE

CPU

BDC

16-BIT TIMER/PWM

MODULE (TPM)

PORT B

RS08 SYSTEM CONTROL

RESETS AND INTERRUPTS

MODES OF OPERATION

POWER MANAGEMENT

VOLTAGE REGULATOR

PORT A

LOW-POWER OSCILLATOR

20-MHz INTERNAL CLOCK

SOURCE (ICS)

31.25 kHz to 39.0625 kHz

1 MHz to 5 MHz

(XOSC)

V

SS

V

DD

ANALOG-TO-DIGITAL

CONVERTER (ADC)

10-BIT

PORT C

(MC9RS08KA8 = 8192 BYTES)

(MC9RS08KA4 = 4096 BYTES)

(MC9RS08KA8 = 254 BYTES)

(MC9RS08KA4 = 126 BYTES)

IIC MODULE(IIC)

ANALOG COMPARATOR

(ACMP)

8-BIT TIMER

(MTIM1 and MTIM2)

V

PP

COP

WAKEUP

RTI

LVD

PTC0/ADP8

PTB3/KBIP7/ADP7

PTB2/KBIP6/ADP6

PTB1/KBIP5/ADP5

PTB0/KBIP4/ADP4

PTA2/KBIP2/SDA/ADP2

PTA3/KBIP3/SCL/ADP3

PTA1/KBIP1/TPMCH1/ADP1/ACMP–

PTA0/KBIP0/TPMCH0/ADP0/ACMP+

PTC1/ADP9

PTC2/ADP10

PTB4/TPMCH0

PTC3/ADP11

PTA5/TCLK/RESET

/V

PP

PTA4/ACMPO/BKGD/MS

PTB7/SCL/EXTAL

PTB6/SDA/XTAL

PTB5/TPMCH1

Chapter 1 MC9RS08KA8 Device Overview

MC9RS08KA8 Series Reference Manual, Rev. 4

Freescale Semiconductor 19

1.3 System Clock Distribution

Figure 1-2. System Clock Distribution Diagram

Figure 1-2 shows a simplified clock connection diagram for the MCU. The bus clock frequency is half the

ICS output frequency and used by all internal modules.

MTIM2

FLASH

ICS

ADCCPU

SYSTEM CONTROL LOGIC

RTI

RTICLKS

1 kHz

÷2

ICSOUT

ICSFFCLK

ICSERCLK

FFCLK

1

BUS CLOCK

TCLK

COP

TPMMTIM1IIC

BDCBDC

XOSC

EXTAL

XTAL

÷2

SYNC

1

The fixed frequency clock (FFCLK) is internally synchronized to the bus clock and must not exceed one

half of the bus clock frequency.

Chapter 1 MC9RS08KA8 Device Overview

MC9RS08KA8 Series Reference Manual, Rev. 4

20 Freescale Semiconductor

Page is loading ...

NXP RS08KA Reference guide

NXP RS08KA Reference guide

Related papers

Other documents