NXP MAC7101 Reference guide

Type
Reference guide
MAC7100RM
Rev. 2
02/2009
MAC7100 Microcontroller Family
Reference Manual
Devices Supported:
MAC7101 MAC7106
MAC7111 MAC7112
MAC7116 MAC7121
MAC7122 MAC7126
MAC7131 MAC7136
MAC7141 MAC7142
How to Reach Us:
Home Page:
www.freescale.com
Web Support:
http://www.freescale.com/support
USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
Asia/Pacific:
Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com
Information in this document is provided solely to enable system and
software implementers to use Freescale Semiconductor products. There are
no express or implied copyright licenses granted hereunder to design or
fabricate any integrated circuits or integrated circuits based on the
information in this document.
Freescale Semiconductor reserves the right to make changes without further
notice to any products herein. Freescale Semiconductor makes no warranty,
representation or guarantee regarding the suitability of its products for any
particular purpose, nor does Freescale Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation consequential or
incidental damages. “Typical” parameters that may be provided in Freescale
Semiconductor data sheets and/or specifications can and do vary in different
applications and actual performance may vary over time. All operating
parameters, including “Typicals”, must be validated for each customer
application by customer’s technical experts. Freescale Semiconductor does
not convey any license under its patent rights nor the rights of others.
Freescale Semiconductor products are not designed, intended, or authorized
for use as components in systems intended for surgical implant into the body,
or other applications intended to support or sustain life, or for any other
application in which the failure of the Freescale Semiconductor product could
create a situation where personal injury or death may occur. Should Buyer
purchase or use Freescale Semiconductor products for any such unintended
or unauthorized application, Buyer shall indemnify and hold Freescale
Semiconductor and its officers, employees, subsidiaries, affiliates, and
distributors harmless against all claims, costs, damages, and expenses, and
reasonable attorney fees arising out of, directly or indirectly, any claim of
personal injury or death associated with such unintended or unauthorized
use, even if such claim alleges that Freescale Semiconductor was negligent
regarding the design or manufacture of the part.
Freescale™ and the Freescale logo are trademarks of Freescale
Semiconductor, Inc. All other product or service names are the property
of their respective owners. The ARM POWERED logo is a registered
trademark of ARM Limited. ARM7TDMI-S is a trademark of ARM Limited.
Java and all other Java-based marks are trademarks or registered
trademarks of Sun Microsystems, Inc. in the U.S. and other countries.
The Bluetooth trademarks are owned by their proprietor and used by
Freescale Semiconductor, Inc. under license.
© Freescale Semiconductor, Inc. 2009. All rights reserved.
MAC7100RM
Rev. 2
02/2009
MAC7100 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor iii
1Introduction
2Signal Description
3Voltage Regulator Module (VREG)
4System Clocks Module (OSC and CRG)
5Resets
6Exceptions
7Modes of Operation
8Device Memory Map
9ARM7TDMI-S™ Processor Core
10Interrupt Controller Module (INTC)
11Miscellaneous Control Module (MCM)
12Enhanced Direct Memory Access Controller Module (eDMA)
13External Interface Module (EIM)
14Cross-Bar Switch Module (XBS)
15Common Flash Module (CFM)
16AMBA to IP Bus Bridge Module (AIPS)
17DMA Channel Multiplexer Module (DMAMux)
18Port Integration Module (PIM)
19Analog-to-Digital Converter Module (ATD)
20Enhanced Modular I/O Subsystem Module (eMIOS)
21Enhanced Serial Communications Interface Module (eSCI)
22Deserial Serial Peripheral Interface Module (DSPI)
23Controller Area Network Module (FlexCAN)
24Inter-Integrated Circuit Bus Module (I
2
C)
25Periodic Interrupt Timer Module (PIT)
26System Services Module (SSM)
ADebug Interface
BA7S Nexus 2 Module
CRegister Memory Map Quick Reference
DMask Set Differences Summary
Tab Pages
MAC7100 Microcontroller Family Reference Manual, Rev. 2
iv Freescale Semiconductor
1 Introduction
2 Signal Description
3 Voltage Regulator Module (VREG)
4 System Clocks Module (OSC and CRG)
5 Resets
6 Exceptions
7 Modes of Operation
8 Device Memory Map
9 ARM7TDMI-S™ Processor Core
10 Interrupt Controller Module (INTC)
11 Miscellaneous Control Module (MCM)
12 Enhanced Direct Memory Access Controller Module (eDMA)
13 External Interface Module (EIM)
14 Cross-Bar Switch Module (XBS)
15 Common Flash Module (CFM)
16 AMBA to IP Bus Bridge Module (AIPS)
17 DMA Channel Multiplexer Module (DMAMux)
18 Port Integration Module (PIM)
19 Analog-to-Digital Converter Module (ATD)
20 Enhanced Modular I/O Subsystem Module (eMIOS)
21 Enhanced Serial Communications Interface Module (eSCI)
22 Deserial Serial Peripheral Interface Module (DSPI)
23 Controller Area Network Module (FlexCAN)
24 Inter-Integrated Circuit Bus Module (I
2
C)
25 Periodic Interrupt Timer Module (PIT)
26 System Services Module (SSM)
A Debug Interface
B A7S Nexus 2 Module
C Register Memory Map Quick Reference
D Mask Set Differences Summary
MAC7100 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor v
Contents
Paragraph
Number
Title
Page
Number
Tables............................................................................................................................. xxix
Figures ......................................................................................................................... xxxix
Preface
Document Structure ............................................................................................................ li
How To Use This Document............................................................................................... li
Conventions ....................................................................................................................... lii
Terminology......................................................................................................................liii
Register Descriptions....................................................................................................... lvii
Revision History
Content Changes by Document Version........................................................................... lix
Chapter 1
Introduction
1.1 Overview.......................................................................................................................... 1-1
1.2 Block Diagram................................................................................................................. 1-2
1.3 Features............................................................................................................................ 1-4
1.4 Modes of Operation ......................................................................................................... 1-9
Chapter 2
Signal Description
2.1 External Signal Description........................................................................................... 2-11
2.1.1 Clocks and Control .................................................................................................... 2-11
2.1.1.1 EXTAL, XTAL — Oscillator ................................................................................ 2-11
2.1.1.2 XFC — PLL Loop Filter ....................................................................................... 2-11
2.1.1.3 RESET — External Reset...................................................................................... 2-11
2.1.1.4 TCK — Test Clock................................................................................................ 2-11
2.1.1.5 TMS — Test Mode................................................................................................ 2-11
2.1.1.6 TDI — Test Data In............................................................................................... 2-11
2.1.1.7 TDO — Test Data Out........................................................................................... 2-12
2.1.1.8 TA / AS — Transfer Acknowledge / Address Strobe............................................ 2-12
2.1.1.9 TEST — Factory Test............................................................................................ 2-12
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
vi Freescale Semiconductor
2.1.1.10 Configuration and Optional Control Signals......................................................... 2-12
2.1.2 General Purpose / Peripheral I/O............................................................................... 2-12
2.1.2.1 Port A Signal Group .............................................................................................. 2-13
2.1.2.2 Port B Signal Group............................................................................................... 2-15
2.1.2.3 Port C Signal Group............................................................................................... 2-16
2.1.2.4 Port D Signal Group .............................................................................................. 2-16
2.1.2.5 Port E Signal Group............................................................................................... 2-17
2.1.2.6 Port F Signal Group............................................................................................... 2-18
2.1.2.7 Port G Signal Group .............................................................................................. 2-18
2.1.2.8 Port H Signal Group .............................................................................................. 2-20
2.1.2.9 Port I Signal Group................................................................................................ 2-20
2.2 Power Supply, Bypass and Reference............................................................................ 2-20
2.2.1 V
DD
X,V
SS
X — I/O Drivers Power and Ground....................................................... 2-20
2.2.2 V
DD
R, V
SS
R — Internal Voltage Regulator Supply ................................................. 2-20
2.2.3 V
DD
A, V
SS
A — Analog Reference Supply .............................................................. 2-21
2.2.4 V
DD
2.5, V
SS
2.5 — Core Power Supply Bypass........................................................ 2-21
2.2.5 V
DD
PLL, V
SS
PLL — PLL Power Supply Bypass.................................................... 2-21
2.2.6 V
RH
, V
RL
— ATD Reference Voltage....................................................................... 2-21
2.3 Signal Properties Summary ........................................................................................... 2-22
2.4 Packaging Options......................................................................................................... 2-27
Chapter 3
Voltage Regulator Module (VREG)
3.1 Overview........................................................................................................................ 3-29
3.2 Features.......................................................................................................................... 3-29
3.3 Modes of Operation ....................................................................................................... 3-31
3.4 Signal Description.......................................................................................................... 3-31
3.4.1 V
DD
R, V
SS
R — Regulator Power Input.................................................................... 3-32
3.4.2 V
DD
A, V
SS
A — Regulator Reference Input ............................................................. 3-32
3.4.3 V
DD
2.5, V
SS
2.5 — Regulator Output 1 (Core Logic)............................................... 3-32
3.4.4 V
DD
PLL, V
SS
PLL — Regulator Output 2 (PLL)...................................................... 3-32
3.5 Memory Map / Register Definition ............................................................................... 3-32
3.5.1 Register Descriptions................................................................................................. 3-33
3.5.1.1 VREG High Temperature Control Register (VREGHTCL).................................. 3-33
3.5.1.2 VREG Control Register (VREGCTRL)................................................................ 3-33
3.5.1.3 VREG Autonomous Periodic Interrupt Control Register (VREGAPICL)............ 3-34
3.5.1.4 VREG Autonomous Periodic Interrupt Trimming Register (VREGAPITR)........ 3-35
3.6 Functional Description................................................................................................... 3-36
3.6.1 REG – Regulator Core............................................................................................... 3-36
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor vii
3.6.1.1 Full Performance Mode.........................................................................................3-36
3.6.1.2 Reduced Power Mode............................................................................................ 3-37
3.6.2 LVD – Low Voltage Detect........................................................................................ 3-37
3.6.3 POR – Power-On Reset ............................................................................................. 3-37
3.6.4 LVR – Low Voltage Reset ......................................................................................... 3-37
3.6.5 CTRL – Regulator Control........................................................................................ 3-37
3.6.6 API – Autonomous Periodic Interrupt....................................................................... 3-37
3.6.7 Resets......................................................................................................................... 3-38
3.6.7.1 Power-On Reset (POR).......................................................................................... 3-38
3.6.7.2 Low-Voltage Reset (LVR) ..................................................................................... 3-38
3.6.8 Interrupts.................................................................................................................... 3-38
3.6.8.1 LVI – Low Voltage Interrupt.................................................................................. 3-38
3.6.8.2 API – Autonomous Periodic Interrupt................................................................... 3-39
3.7 Initialization / Application Information......................................................................... 3-39
3.7.1 Circuit Board Layout................................................................................................. 3-39
Chapter 4
System Clocks Module (OSC and CRG)
4.1 Overview........................................................................................................................ 4-45
4.2 On-Chip Oscillator (OSC) Module................................................................................ 4-47
4.2.1 OSC Overview........................................................................................................... 4-47
4.2.2 OSC Features............................................................................................................. 4-47
4.2.3 OSC Modes of Operation .......................................................................................... 4-48
4.2.4 OSC Signal Description............................................................................................. 4-48
4.2.4.1 V
DD
PLL, V
SS
PLL................................................................................................. 4-48
4.2.4.2 EXTAL, XTAL...................................................................................................... 4-48
4.2.4.3 CLKOUT / XCLKS
............................................................................................... 4-49
4.2.5 OSC Functional Description...................................................................................... 4-50
4.2.5.1 Gain control........................................................................................................... 4-50
4.2.5.2 Clock Monitor........................................................................................................ 4-50
4.3 Clock and Reset Generator (CRG) Module................................................................... 4-50
4.3.1 CRG Overview .......................................................................................................... 4-50
4.3.2 CRG Features............................................................................................................. 4-51
4.3.3 CRG Modes of Operation.......................................................................................... 4-52
4.3.4 CRG Signal Description ............................................................................................ 4-52
4.3.4.1 XFC........................................................................................................................ 4-52
4.3.4.2 RESET
................................................................................................................... 4-53
4.3.4.3 CLKOUT / XCLKS............................................................................................... 4-53
4.3.5 CRG Memory Map / Register Definition.................................................................. 4-53
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
viii Freescale Semiconductor
4.3.5.1 CRG Synthesizer Register (SYNR)....................................................................... 4-54
4.3.5.2 CRG Reference Divider Register (REFDV).......................................................... 4-54
4.3.5.3 CRG Flags Register (CRGFLG)............................................................................ 4-55
4.3.5.4 CRG Interrupt Enable Register (CRGINT)........................................................... 4-56
4.3.5.5 CRG Clock Select Register (CLKSEL)................................................................. 4-57
4.3.5.6 CRG PLL Control Register (PLLCTL)................................................................. 4-58
4.3.5.7 CRG Stop/Doze Control Register (SDMCTL)...................................................... 4-59
4.3.5.8 CRG BDM Control Register (BDMCTL)............................................................. 4-60
4.3.6 CRG Functional Description ..................................................................................... 4-60
4.3.6.1 Phase Locked Loop (PLL)..................................................................................... 4-60
4.3.6.2 System Clocks Generator ......................................................................................4-63
4.3.6.3 Clock Monitor (CM).............................................................................................. 4-64
4.3.6.4 Clock Quality Checker .......................................................................................... 4-64
4.3.6.5 Software Watchdog Timer (SWT)......................................................................... 4-66
4.3.6.6 Real Time Interrupt (RTI)...................................................................................... 4-66
4.3.6.7 Resets..................................................................................................................... 4-66
4.3.6.8 Software Watchdog Timer (SWT) Reset............................................................... 4-69
4.3.6.9 Interrupts................................................................................................................ 4-70
4.3.6.10 CRG Operating Mode Details ...............................................................................4-70
4.4 System Clocks Summary............................................................................................... 4-81
Chapter 5
Resets
5.1 Effects of Reset.............................................................................................................. 5-83
5.1.1 I/O pins ...................................................................................................................... 5-83
5.1.2 Memory...................................................................................................................... 5-83
5.2 Keyboard Wake-up on Port Pins.................................................................................... 5-83
Chapter 6
Exceptions
6.1 Exception Vector Assignments...................................................................................... 6-85
Chapter 7
Modes of Operation
7.1 Chip Hardware Configuration Summary....................................................................... 7-87
7.1.1 MCU Mode Selection................................................................................................ 7-87
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor ix
7.1.1.1 Expanded Modes ...................................................................................................7-88
7.1.1.2 Single-Chip Modes................................................................................................ 7-88
7.1.1.3 Data Flash Boot Mode........................................................................................... 7-88
7.1.2 Oscillator Type Selection........................................................................................... 7-88
7.1.3 External Bus Interface Configuration........................................................................ 7-88
7.1.4 Nexus Port Configuration.......................................................................................... 7-88
7.2 Security.......................................................................................................................... 7-89
7.2.1 Securing the Microcontroller..................................................................................... 7-89
7.2.2 Operation of the Secured Microcontroller................................................................. 7-89
7.2.2.1 Secured Single-Chip Mode.................................................................................... 7-89
7.2.2.2 Secured Expanded Mode....................................................................................... 7-89
7.2.3 Unsecuring the Microcontroller................................................................................. 7-90
7.2.3.1 Backdoor Access Key............................................................................................ 7-90
7.2.3.2 Lockout Recovery Procedure ................................................................................ 7-90
7.3 Power Consumption Considerations.............................................................................. 7-90
7.3.1 Run Mode .................................................................................................................. 7-91
7.3.2 Doze Mode................................................................................................................. 7-91
7.3.3 Stop Mode.................................................................................................................. 7-91
7.3.4 Pseudo-Stop Mode..................................................................................................... 7-91
7.4 Mode and Configuration Identification ......................................................................... 7-91
Chapter 8
Device Memory Map
8.1 Memory Map Details..................................................................................................... 8-93
8.1.1 Normal Single-Chip Mode......................................................................................... 8-95
8.1.2 Secured Single-Chip Mode........................................................................................ 8-95
8.1.3 Normal Expanded Mode............................................................................................ 8-96
8.1.4 Secured Expanded Mode........................................................................................... 8-97
8.1.5 Normal/Secured Data Flash Boot Mode.................................................................... 8-97
8.1.6 Peripheral Bus Memory Map..................................................................................... 8-99
8.2 Accessing Registers..................................................................................................... 8-100
8.2.1 32-Bit Register Accesses......................................................................................... 8-100
8.2.2 16-Bit Register Accesses......................................................................................... 8-100
8.2.3 8-Bit Register Accesses........................................................................................... 8-100
Chapter 9
ARM7TDMI-S™ Processor Core
9.1 Overview...................................................................................................................... 9-101
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
x Freescale Semiconductor
Chapter 10
Interrupt Controller Module (INTC)
10.1 Overview.................................................................................................................... 10-103
10.2 Features...................................................................................................................... 10-104
10.3 Review of ARM7™ Interrupt Architecture............................................................... 10-104
10.4 Signal Description...................................................................................................... 10-105
10.4.1 XIRQ...................................................................................................................... 10-105
10.4.2 IRQ......................................................................................................................... 10-105
10.5 Memory Map / Register Definition ........................................................................... 10-105
10.5.1 Register Descriptions............................................................................................. 10-108
10.5.1.1 INTC Interrupt Pending Register (IPRH, IPRL)............................................... 10-108
10.5.1.2 INTC Interrupt Mask Register (IMRH, IMRL)................................................. 10-109
10.5.1.3 INTC Force Interrupt Register (INTFRCH, INTFRCL)................................... 10-110
10.5.1.4 INTC Module Configuration Register (ICONFIG)............................................10-111
10.5.1.5 INTC Set Interrupt Mask Register (SIMR)....................................................... 10-112
10.5.1.6 INTC Clear Interrupt Mask Register (CIMR)................................................... 10-112
10.5.1.7 INTC Current Level Mask Register (CLMASK).............................................. 10-113
10.5.1.8 INTC Saved Level Mask Register (SLMASK)................................................. 10-114
10.5.1.9 INTC Interrupt Control Registers (ICRn).......................................................... 10-115
10.5.1.10 INTC IRQ Acknowledge Register (IRQIACK)................................................ 10-115
10.5.1.11 INTC FIQ Acknowledge Register (FIQIACK)................................................. 10-116
10.6 Functional Description............................................................................................... 10-116
10.6.1 Interrupt Recognition............................................................................................. 10-117
10.6.2 Interrupt Prioritization and Level Masking ........................................................... 10-117
10.6.3 Vector Generation During IACK........................................................................... 10-117
10.7 Initialization / Application Information..................................................................... 10-119
10.7.1 Typical Applications.............................................................................................. 10-119
10.7.2 Interrupt Service Routines..................................................................................... 10-119
10.7.3 Performance........................................................................................................... 10-121
Chapter 11
Miscellaneous Control Module (MCM)
11.1 Overview.................................................................................................................... 11-123
11.2 Features...................................................................................................................... 11-123
11.3 Memory Map / Register Definition ........................................................................... 11-123
11.3.1 Register Descriptions............................................................................................. 11-124
11.3.1.1 MCM Processor Core Type Register (PCT)...................................................... 11-124
11.3.1.2 MCM Device Revision Register (REV)............................................................ 11-125
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor xi
11.3.1.3 MCM XBS Master Configuration Register (AMC).......................................... 11-126
11.3.1.4 MCM XBS Slave Configuration Register (ASC).............................................. 11-126
11.3.1.5 MCM IPS On-Platform Module Configuration Register (IOPMC).................. 11-126
11.3.1.6 MCM Reset Status Register (MRSR)................................................................ 11-127
11.3.1.7 MCM Wake-up Control Register (MWCR) ...................................................... 11-128
11.3.1.8 MCM Software Watchdog Timer Control Register (MSWTCR)...................... 11-129
11.3.1.9 MCM Software Watchdog Timer Service Register (MSWTSR) ...................... 11-131
11.3.1.10 MCM Software Watchdog Timer Interrupt Register (MSWTIR) ..................... 11-132
11.3.1.11 MCM XBS Address Map Register (AAMR) .................................................... 11-132
11.3.1.12 MCM Core Fault Address Register (CFADR) .................................................. 11-135
11.3.1.13 MCM Core Fault Location Register (CFLOC) ................................................. 11-136
11.3.1.14 MCM Core Fault Attributes Register (CFATR) ................................................ 11-137
11.3.1.15 MCM Core Fault Data Register (CFDTR)........................................................ 11-138
11.4 Initialization / Application Information..................................................................... 11-138
11.4.1 Using The PCT And REV Registers...................................................................... 11-138
Chapter 12
Enhanced Direct Memory Access Controller Module (eDMA)
12.1 Overview.................................................................................................................... 12-141
12.2 Features...................................................................................................................... 12-143
12.3 Memory Map / Register Definition ........................................................................... 12-143
12.3.1 Register Descriptions............................................................................................. 12-144
12.3.1.1 eDMA Control Register (DMACR) .................................................................. 12-144
12.3.1.2 eDMA Error Status Register (DMAES)............................................................ 12-145
12.3.1.3 eDMA Enable Request Register (DMAERQ)................................................... 12-147
12.3.1.4 eDMA Enable Error Interrupt Registers (DMAEEI)......................................... 12-148
12.3.1.5 eDMA Set Enable Request Register (DMASERQ)........................................... 12-149
12.3.1.6 eDMA Clear Enable Request Register (DMACERQ)....................................... 12-149
12.3.1.7 eDMA Set Enable Error Interrupt Register (DMASEEI).................................. 12-150
12.3.1.8 eDMA Clear Enable Error Interrupt Register (DMACEEI).............................. 12-150
12.3.1.9 eDMA Clear Interrupt Request Register (DMACINT)..................................... 12-151
12.3.1.10 eDMA Clear Error Register (DMACERR) ....................................................... 12-152
12.3.1.11 eDMA Set START Bit Register (DMASSRT) .................................................. 12-152
12.3.1.12 eDMA Clear DONE Status Register (DMACDNE)..........................................12-153
12.3.1.13 eDMA Interrupt Request Register (DMAINT) ................................................. 12-153
12.3.1.14 eDMA Error Register (DMAERR).................................................................... 12-154
12.3.1.15 eDMA Channel Priority Registers (DCHPRIn) ................................................12-155
12.3.1.16 Transfer Control Descriptors (TCDn)................................................................ 12-156
12.4 Functional Description............................................................................................... 12-163
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
xii Freescale Semiconductor
12.4.1 eDMA Microarchitecture....................................................................................... 12-163
12.4.2 eDMA Basic Data Flow......................................................................................... 12-164
12.5 Initialization / Application Information..................................................................... 12-167
12.5.1 eDMA Transfer Control Descriptor Header File Example.................................... 12-167
12.5.2 eDMA Basic Channel Operation........................................................................... 12-168
12.5.3 eDMA Initialization Sequence............................................................................... 12-171
12.5.4 eDMA Programming Errors .................................................................................. 12-173
12.5.5 eDMA Arbitration Mode Considerations.............................................................. 12-173
12.5.5.1 Fixed-Priority Arbitration.................................................................................. 12-174
12.5.5.2 Round-Robin Arbitration................................................................................... 12-174
12.5.6 eDMA Transfers .................................................................................................... 12-174
12.5.6.1 Single Request................................................................................................... 12-174
12.5.6.2 Multiple Requests.............................................................................................. 12-175
12.5.6.3 Modulo Operation.............................................................................................. 12-176
12.5.7 eDMA TCDn Status Monitoring ........................................................................... 12-177
12.5.7.1 Minor Loop Complete ....................................................................................... 12-177
12.5.7.2 Active Channel TCDn Reads............................................................................. 12-178
12.5.7.3 Preemption Status.............................................................................................. 12-178
12.5.8 Channel Linking .................................................................................................... 12-178
12.5.9 Dynamic Channel Linking and Scatter/Gather Operation..................................... 12-180
Chapter 13
External Interface Module (EIM)
13.1 Overview.................................................................................................................... 13-181
13.2 Features...................................................................................................................... 13-182
13.3 Modes of Operation ................................................................................................... 13-182
13.4 Signal Description...................................................................................................... 13-183
13.4.1 CLKOUT............................................................................................................... 13-183
13.4.2 Address Bus (ADDR[21:0]) .................................................................................. 13-183
13.4.3 Data Bus (DATA[15:0])......................................................................................... 13-183
13.4.4 Read/Write Signal (R/W)....................................................................................... 13-184
13.4.5 Address Strobe (AS).............................................................................................. 13-184
13.4.6 Transfer Acknowledge (TA).................................................................................. 13-184
13.4.7 Output Enable (OE)............................................................................................... 13-184
13.4.8 Chip Selects (CS[2:0])........................................................................................... 13-184
13.4.9 Byte Selects (BS[1:0]) ........................................................................................... 13-184
13.5 Memory Map / Register Definition ........................................................................... 13-185
13.5.1 Register Descriptions............................................................................................. 13-185
13.5.1.1 EIM Chip Select Address Registers (CSARn) .................................................. 13-185
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor xiii
13.5.1.2 EIM Chip Select Mask Registers (CSMRn)...................................................... 13-186
13.5.1.3 EIM Chip Select Control Registers (CSCRn) ................................................... 13-187
13.6 Functional Description............................................................................................... 13-189
13.6.1 Chip Select Operation............................................................................................ 13-189
13.6.1.1 8- and 16-Bit Port Sizing................................................................................... 13-191
13.6.1.2 Global Chip Select............................................................................................. 13-191
13.6.2 External Bus Operation.......................................................................................... 13-192
13.6.2.1 Data Transfers.................................................................................................... 13-192
13.6.2.2 Bus Cycle Execution.......................................................................................... 13-193
13.6.2.3 Data Transfer Cycle States................................................................................. 13-194
13.6.2.4 Read Cycle......................................................................................................... 13-195
13.6.2.5 Write Cycle........................................................................................................ 13-196
13.6.2.6 Fast Termination Cycles .................................................................................... 13-197
13.6.2.7 Back-to-Back Bus Cycles.................................................................................. 13-198
13.6.2.8 Burst Cycles....................................................................................................... 13-198
13.7 Initialization / Application Information..................................................................... 13-201
13.7.1 Using Global Chip Select Mode............................................................................ 13-201
13.7.2 Configuring Chip Selects....................................................................................... 13-201
13.7.3 Dynamic Chip Select Configuration...................................................................... 13-202
Chapter 14
Cross-Bar Switch Module (XBS)
14.1 Overview.................................................................................................................... 14-203
14.2 Features...................................................................................................................... 14-203
14.3 Modes of Operation ................................................................................................... 14-204
14.4 Memory Map / Register Definition ........................................................................... 14-204
14.4.1 Register Descriptions............................................................................................. 14-205
14.4.1.1 XBS Priority Registers (PR_port)..................................................................... 14-205
14.4.1.2 XBS Control Registers (CR_port)..................................................................... 14-206
14.5 Functional Description............................................................................................... 14-207
14.5.1 Arbitration.............................................................................................................. 14-207
14.5.1.1 Fixed-Priority Operation.................................................................................... 14-207
14.5.1.2 Round-Robin Priority Operation ....................................................................... 14-208
14.5.1.3 Priority Assignment........................................................................................... 14-208
14.6 Initialization / Application Information..................................................................... 14-208
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
xiv Freescale Semiconductor
Chapter 15
Common Flash Module (CFM)
15.1 Overview.................................................................................................................... 15-209
15.2 Features...................................................................................................................... 15-211
15.3 Memory Map / Register Definition ........................................................................... 15-212
15.3.1 Register Descriptions............................................................................................. 15-214
15.3.1.1 CFM Module Configuration Register (CFMMCR)........................................... 15-214
15.3.1.2 CFM Clock Divider Register (CFMCLKD)...................................................... 15-216
15.3.1.3 CFM Security Register (CFMSEC)................................................................... 15-217
15.3.1.4 CFM Program Flash Protection Register (CFMPROT) .................................... 15-218
15.3.1.5 CFM Data Flash Protection Register (CFMDFPROT) ..................................... 15-220
15.3.1.6 CFM Program Flash Supervisor Access Register (CFMSACC)....................... 15-221
15.3.1.7 CFM Data Flash Supervisor Access Register (CFMDFSACC)........................ 15-221
15.3.1.8 CFM Program Flash Data Access Register (CFMDACC)................................ 15-222
15.3.1.9 CFM Data Flash Data Access Register (CFMDFDACC)................................. 15-223
15.3.1.10 CFM User Status Register (CFMUSTAT)......................................................... 15-223
15.3.1.11 CFM Command Register (CFMCMD).............................................................. 15-225
15.3.1.12 CFM Data Registers (CFMDATA1/0)............................................................... 15-225
15.3.1.13 CFM Disable Upper Block Register (CFMDISU) ............................................ 15-226
15.3.1.14 CFM Clock Select Register (CFMCLKSEL).................................................... 15-227
15.4 Functional Description............................................................................................... 15-227
15.4.1 Flash Normal Mode............................................................................................... 15-227
15.4.1.1 Read Operation.................................................................................................. 15-228
15.4.1.2 Write Operation .................................................................................................15-228
15.4.1.3 Command Launch Sequence ............................................................................. 15-228
15.4.1.4 Initializing the CFMCLKD Register................................................................. 15-229
15.4.1.5 Program, Erase, and Verify Operations ............................................................. 15-231
15.4.1.6 Flash Normal Mode Illegal Operations ............................................................. 15-246
15.4.1.7 Stop Mode.......................................................................................................... 15-246
15.4.2 Flash Security Operation ....................................................................................... 15-247
15.4.2.1 Backdoor Access Sequence............................................................................... 15-247
15.4.2.2 Blank Check....................................................................................................... 15-248
15.4.2.3 JTAG Lockout Recovery................................................................................... 15-248
15.5 Initialization / Application Information..................................................................... 15-248
15.5.1 Using The Data Signature Command.................................................................... 15-248
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor xv
Chapter 16
AMBA to IP Bus Bridge Module (AIPS)
16.1 Overview.................................................................................................................... 16-251
16.2 Features...................................................................................................................... 16-251
16.3 Modes of Operation ................................................................................................... 16-251
16.4 Memory Map / Register Definition ........................................................................... 16-253
16.4.1 Register Descriptions............................................................................................. 16-255
16.4.1.1 AIPS Master Protection Registers (MPRx) ....................................................... 16-255
16.4.1.2 AIPS Peripheral Access Control Registers (PACRx)........................................ 16-255
16.4.1.3 AIPS Off-Platform Peripheral Access Control Registers (OPACRx)................ 16-256
16.5 Functional Description............................................................................................... 16-257
16.5.1 Access Protections................................................................................................. 16-257
16.5.2 Access Support ...................................................................................................... 16-257
16.5.3 Read Cycles ........................................................................................................... 16-257
16.5.4 Write Cycles........................................................................................................... 16-257
16.5.5 Aborted Cycles ...................................................................................................... 16-257
16.6 Initialization / Application Information..................................................................... 16-258
Chapter 17
DMA Channel Multiplexer Module (DMAMux)
17.1 Overview.................................................................................................................... 17-259
17.2 Features...................................................................................................................... 17-259
17.3 Modes of Operation ................................................................................................... 17-260
17.4 Memory Map / Register Definition ........................................................................... 17-260
17.4.1 Register Descriptions............................................................................................. 17-261
17.4.1.1 DMAMux Channel Configuration Registers (CHCONFIGn)........................... 17-261
17.5 Functional Description............................................................................................... 17-262
17.5.1 eDMA Channels 0 to 7 .......................................................................................... 17-263
17.5.2 eDMA Channels 8 to 15 ........................................................................................ 17-264
17.5.3 Always Enabled DMA Request Sources............................................................... 17-265
17.6 Initialization / Application Information..................................................................... 17-266
17.6.1 Simple Setup.......................................................................................................... 17-266
17.6.1.1 Configure eDMA Channel 0 to Service eSCI_A Transmit Requests................ 17-266
17.6.2 Using the “Always Enabled” Feature to Periodically Drive GPIO Pins ............... 17-267
17.6.3 Disabling a Source................................................................................................. 17-267
17.6.4 Enable Source With Periodic Triggering............................................................... 17-268
17.6.4.1 DSPI Channel Configured For Periodic Service .............................................. 17-268
17.6.5 Enable Source With Transparent Triggering ......................................................... 17-268
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
xvi Freescale Semiconductor
17.6.5.1 DSPI Channel Configured for Immediate Service ........................................... 17-269
17.6.6 Switching DMA Request Source to eDMA Channel Assignment........................ 17-269
17.6.6.1 Switch eDMA Channel 9 from DSPI_A Transmit to eSCI_D Transmit........... 17-270
Chapter 18
Port Integration Module (PIM)
18.1 Overview.................................................................................................................... 18-271
18.2 Features...................................................................................................................... 18-273
18.3 Modes of Operation ................................................................................................... 18-273
18.4 Signal Description...................................................................................................... 18-273
18.5 Memory Map / Register Definition ........................................................................... 18-276
18.5.1 Register Descriptions............................................................................................. 18-286
18.5.1.1 PIM Port x Pin Configuration Registers (CONFIGn_x).................................... 18-286
18.5.1.2 PIM Port x Interrupt Flag Register (PORTIFR_x)............................................. 18-287
18.5.1.3 PIM Port x Data Register (PORTDATA_x)....................................................... 18-288
18.5.1.4 PIM Port x Input Register (PORTIR_x)............................................................. 18-288
18.5.1.5 PIM Port x Pin Data Registers (PINDATAn_x)................................................. 18-289
18.5.1.6 PIM Global Interrupt Status Register (GLBINT).............................................. 18-289
18.5.1.7 PIM Global Configuration Register (PIMCONFIG)......................................... 18-290
18.5.1.8 PIM Configure TDI Pin Register (CONFIG_TDI) ...........................................18-291
18.5.1.9 PIM Configure TDO Pin Register (CONFIG_TDO) ........................................ 18-292
18.5.1.10 PIM Configure TMS Pin Register (CONFIG_TMS) ........................................ 18-293
18.5.1.11 PIM Configure TCK Pin Register (CONFIG_TCK)......................................... 18-294
18.5.1.12 PIM Configure TA / AS Pin Register (CONFIG_TA)....................................... 18-294
18.5.1.13 PIM Port x/x 32-bit Input Registers (PORT32IR_xx)........................................ 18-295
18.6 Functional Description............................................................................................... 18-296
18.6.1 Reset....................................................................................................................... 18-296
18.6.2 Peripheral Mode..................................................................................................... 18-296
18.6.3 General Purpose Input Mode................................................................................. 18-298
18.6.3.1 Interrupts............................................................................................................ 18-299
18.6.4 General Purpose Output Mode .............................................................................. 18-301
18.7 Initialization / Application Information..................................................................... 18-303
18.7.1 Using a Pin in Peripheral Mode............................................................................. 18-303
18.7.1.1 PIM Example — Enable the I
2
C module .......................................................... 18-303
18.7.2 Using a Pin in GPIO Mode.................................................................................... 18-304
18.7.2.1 GPIO Mode Initialization.................................................................................. 18-304
18.7.2.2 PIM Example — Use PB[1:0] in GPO/GPI Mode............................................ 18-304
18.7.2.3 Accessing Data .................................................................................................. 18-305
18.7.2.4 Using Port Interrupts.......................................................................................... 18-309
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor xvii
18.7.3 PD2 / CLKOUT Configuration.............................................................................. 18-313
18.7.3.1 Using PD2 GPI Functionality............................................................................ 18-313
18.7.3.2 Using CLKOUT Functionality.......................................................................... 18-313
18.7.4 TA / AS Configuration........................................................................................... 18-314
18.7.5 E-ICE JTAG Port Configuration............................................................................ 18-314
18.7.6 Using the PIMCONFIG Register........................................................................... 18-314
18.7.6.1 Using the PORTHSEL Bit................................................................................. 18-315
18.7.6.2 Using the EIMCLKEN Bit ................................................................................ 18-315
18.7.7 Minimizing Power Consumption........................................................................... 18-315
Chapter 19
Analog-to-Digital Converter Module (ATD)
19.1 Overview.................................................................................................................... 19-317
19.2 Features...................................................................................................................... 19-318
19.3 Modes of Operation ................................................................................................... 19-319
19.4 Signal Description...................................................................................................... 19-319
19.4.1 ANn_x.................................................................................................................... 19-320
19.4.2 V
RH
/ V
RL
.............................................................................................................. 19-320
19.4.3 V
DD
A / V
SS
A......................................................................................................... 19-320
19.5 Memory Map / Register Definition ........................................................................... 19-320
19.5.1 Register Descriptions............................................................................................. 19-321
19.5.1.1 ATD Trigger Control Register (ATDTRIGCTL)............................................... 19-321
19.5.1.2 ATD External Trigger Channel Register (ATDETRIGCH)............................... 19-322
19.5.1.3 ATD Prescaler Register (ATDPRE)................................................................... 19-323
19.5.1.4 ATD Operating Mode Register (ATDMODE)................................................... 19-324
19.5.1.5 ATD Interrupt Register (ATDINT).................................................................... 19-325
19.5.1.6 ATD Flag Register (ATDFLAG) ....................................................................... 19-326
19.5.1.7 ATD Command Word Register (ATDCW)........................................................ 19-328
19.5.1.8 ATD Result Register (ATDRR)......................................................................... 19-330
19.6 Functional Description............................................................................................... 19-333
19.6.1 General................................................................................................................... 19-333
19.6.2 Analog Sub-Module............................................................................................... 19-333
19.6.2.1 Analog Input Multiplexer.................................................................................. 19-333
19.6.2.2 Sample Buffer Amplifier................................................................................... 19-333
19.6.2.3 Sample and Hold Machine................................................................................. 19-334
19.6.2.4 DAC................................................................................................................... 19-334
19.6.2.5 Comparator........................................................................................................ 19-334
19.6.2.6 Schmitt Trigger.................................................................................................. 19-334
19.6.3 Digital Sub-Module ............................................................................................... 19-334
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
xviii Freescale Semiconductor
19.6.3.1 Mode / Timing Control...................................................................................... 19-334
19.6.3.2 Clock Prescaler..................................................................................................19-334
19.6.3.3 IPS Bus Interface............................................................................................... 19-335
19.6.3.4 SYSTRIG0, SYSTRIG1, External Trigger Input..............................................19-335
19.6.4 ATD Operating Mode Details................................................................................ 19-335
19.6.4.1 ATD Normal Mode............................................................................................ 19-335
19.6.4.2 ATD Debug Mode.............................................................................................. 19-335
19.6.4.3 ATD Disabled Mode.......................................................................................... 19-336
19.6.4.4 ATD Doze Mode................................................................................................ 19-336
19.6.4.5 ATD Stop Mode................................................................................................. 19-337
19.6.5 Conversion process................................................................................................ 19-337
19.6.6 Reset....................................................................................................................... 19-340
19.6.7 Interrupts................................................................................................................ 19-340
19.7 Initialization / Application Information..................................................................... 19-341
19.7.1 ATD Initialization Sequence.................................................................................. 19-341
19.7.2 ATD Example 1 — Simple Conversion................................................................. 19-341
19.7.3 ATD Example 2 — Three Consecutive Conversions ............................................ 19-342
19.7.4 ATD Example 3 — Interrupted Continuous Conversion....................................... 19-343
19.7.5 ATD Example 4 — Edge Triggered Conversion................................................... 19-343
19.7.6 ATD Example 5 — Level Triggered Conversion.................................................. 19-344
19.7.7 ATD Example 6 — Using External Triggers......................................................... 19-345
19.7.8 ATD Example 7 — Using System Triggers........................................................... 19-345
19.7.9 Conversion Mechanism — CWCH, CWNF, CWGI and CWSC Bits................... 19-346
19.7.10 Conversion Mechanism — CWSL, CWSB and CW8 Bits................................... 19-347
19.7.11 Measuring Internal Reference Voltages................................................................. 19-348
Chapter 20
Enhanced Modular I/O Subsystem Module (eMIOS)
20.1 Overview.................................................................................................................... 20-351
20.2 Features...................................................................................................................... 20-352
20.3 Modes of Operation ................................................................................................... 20-352
20.4 Signal Description...................................................................................................... 20-353
20.4.1 emiosin — eMIOS Unified Channel n Input Signal.............................................. 20-353
20.4.2 emioson — eMIOS Unified Channel n Output Signal.......................................... 20-353
20.5 Memory Map / Register Definition ........................................................................... 20-353
20.5.1 Register Descriptions............................................................................................. 20-354
20.5.1.1 eMIOS Module Configuration Register (MCR)................................................ 20-354
20.5.1.2 eMIOS Global Flag Register (GFLAG)............................................................ 20-355
20.5.1.3 eMIOS Output Update Disable Register (OUDIS) ...........................................20-356
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor xix
20.5.1.4 eMIOS Channel Disable Register (UCDIS)...................................................... 20-356
20.5.1.5 eMIOS Channel A Data Registers (UCAn)....................................................... 20-357
20.5.1.6 eMIOS Channel B Data Registers (UCBn) ....................................................... 20-358
20.5.1.7 eMIOS Channel Counter Registers (UCCNTn)................................................ 20-359
20.5.1.8 eMIOS Channel Control Registers (UCCRn).................................................... 20-359
20.5.1.9 eMIOS Channel Status Registers (UCSRn) ...................................................... 20-363
20.6 Functional Description............................................................................................... 20-364
20.6.1 eMIOS Operating Mode Details............................................................................ 20-364
20.6.1.1 eMIOS Normal Mode........................................................................................ 20-364
20.6.1.2 eMIOS Debug Mode.......................................................................................... 20-365
20.6.1.3 eMIOS Disabled Mode...................................................................................... 20-365
20.6.1.4 eMIOS Doze Mode............................................................................................ 20-365
20.6.1.5 eMIOS Stop Mode............................................................................................. 20-365
20.6.2 IP Bus Interface Unit (BIU)................................................................................... 20-365
20.6.2.1 Effect of Debug Mode on the BIU.....................................................................20-366
20.6.3 Global Clock Prescaler (GCP) Submodule............................................................ 20-366
20.6.3.1 Effect of Debug Mode on the GCP.................................................................... 20-366
20.6.4 Unified Channel (UC)............................................................................................ 20-366
20.6.4.1 Effect of Debug Mode on Unified Channels..................................................... 20-366
20.6.5 Clock Prescaler (CP).............................................................................................. 20-367
20.6.6 Input Programmable Filter (IPF) ........................................................................... 20-368
20.6.7 UC Modes of Operation......................................................................................... 20-368
20.6.7.1 General Purpose Input/Output (GPIO) Mode.................................................... 20-369
20.6.7.2 Single Action Input Capture (SAIC) Mode....................................................... 20-369
20.6.7.3 Single Action Output Compare (SAOC) Mode................................................. 20-369
20.6.7.4 Input Pulse Width Measurement (IPWM) Mode............................................... 20-370
20.6.7.5 Input Period Measurement (IPM) Mode............................................................ 20-371
20.6.7.6 Double Action Output Compare (DAOC) Mode............................................... 20-372
20.6.7.7 Pulse/Edge Accumulation (PEA) Mode............................................................ 20-373
20.6.7.8 Pulse/Edge Counting (PEC) Mode.................................................................... 20-375
20.6.7.9 Quadrature Decode (QDEC) Mode................................................................... 20-376
20.6.7.10 Windowed Programmable Time Accumulation (WPTA) Mode........................ 20-378
20.6.7.11 Modulus Counter (MC) Mode........................................................................... 20-379
20.6.7.12 Output Pulse Width and Frequency Modulation (OPWFM) Mode................... 20-380
20.6.7.13 Center Aligned Output Pulse Width Modulation (OPWMC) Mode ................. 20-383
20.6.7.14 Output Pulse Width Modulation (OPWM) Mode.............................................. 20-385
20.6.7.15 Modulus Counter, Buffered (MCB) Mode ........................................................ 20-386
20.6.7.16
Output Pulse Width and Frequency Modulation, Buffered (OPWFMB) Mode
.. 20-389
20.6.7.17
Center Aligned Output Pulse Width Modulation, Buffered (OPWMCB) Mode
. 20-393
20.6.7.18 Output Pulse Width Modulation, Buffered (OPWMB) Mode........................... 20-398
20.7 Initialization / Application Information..................................................................... 20-401
Contents
Paragraph
Number
Title
Page
Number
MAC7100 Microcontroller Family Reference Manual, Rev. 2
xx Freescale Semiconductor
20.7.1 Changing UC Mode Considerations...................................................................... 20-402
20.7.2 Correlated Output Signal Generation .................................................................... 20-402
20.7.3 Time Base Generation............................................................................................ 20-402
Chapter 21
Enhanced Serial Communications Interface Module (eSCI)
21.1 Overview.................................................................................................................... 21-405
21.2 Features...................................................................................................................... 21-406
21.2.1 LIN support............................................................................................................ 21-406
21.3 Modes of Operation ................................................................................................... 21-407
21.4 Signal Description...................................................................................................... 21-407
21.4.1 TXD_x — SCI Transmit Data ............................................................................... 21-407
21.4.2 RXD_x — SCI Receive Data................................................................................. 21-407
21.5 Memory Map / Register Definition ........................................................................... 21-407
21.5.1 Register Descriptions............................................................................................. 21-408
21.5.1.1 eSCI Baud Rate Registers (ESCIBDH, ESCIBDH).......................................... 21-408
21.5.1.2 eSCI Control Registers (ESCICR1 through ESCICR4).................................... 21-409
21.5.1.3 eSCI Data Registers (ESCIDRH, ESCIDRL) ...................................................21-414
21.5.1.4 eSCI Status Registers (ESCISR1, ESCISR2).................................................... 21-415
21.5.1.5 LIN Status Registers (LINSTAT1, LINSTAT2)................................................. 21-417
21.5.1.6 LIN Control Registers (LINCTRL1, LINCTRL2, LINCTRL3)....................... 21-418
21.5.1.7 LIN TX Register (LINTX) ................................................................................ 21-420
21.5.1.8 LIN RX Register (LINRX)................................................................................ 21-423
21.5.1.9 LIN CRC Polynomial Registers (LINCRCP1, LINCRCP2)............................. 21-423
21.6 Functional Description............................................................................................... 21-424
21.6.1 Overview................................................................................................................ 21-424
21.6.2 Data Format ........................................................................................................... 21-424
21.6.3 Baud Rate Generation............................................................................................ 21-425
21.6.4 Transmitter............................................................................................................. 21-426
21.6.5 Transmitter Character Length................................................................................ 21-427
21.6.6 Character Transmission .........................................................................................21-427
21.6.7 Break Characters.................................................................................................... 21-428
21.6.8 Idle Characters....................................................................................................... 21-429
21.6.9 Fast Bit Error Detection......................................................................................... 21-429
21.6.10 Receiver................................................................................................................. 21-430
21.6.11 Receiver Character Length .................................................................................... 21-430
21.6.12 Character Reception............................................................................................... 21-431
21.6.13 Data Sampling........................................................................................................ 21-431
21.6.14 Framing Errors....................................................................................................... 21-435
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660
  • Page 661 661
  • Page 662 662
  • Page 663 663
  • Page 664 664
  • Page 665 665
  • Page 666 666
  • Page 667 667
  • Page 668 668
  • Page 669 669
  • Page 670 670
  • Page 671 671
  • Page 672 672
  • Page 673 673
  • Page 674 674
  • Page 675 675
  • Page 676 676
  • Page 677 677
  • Page 678 678
  • Page 679 679
  • Page 680 680
  • Page 681 681
  • Page 682 682
  • Page 683 683
  • Page 684 684
  • Page 685 685
  • Page 686 686
  • Page 687 687
  • Page 688 688
  • Page 689 689
  • Page 690 690
  • Page 691 691
  • Page 692 692
  • Page 693 693
  • Page 694 694
  • Page 695 695
  • Page 696 696
  • Page 697 697
  • Page 698 698
  • Page 699 699
  • Page 700 700
  • Page 701 701
  • Page 702 702
  • Page 703 703
  • Page 704 704
  • Page 705 705
  • Page 706 706
  • Page 707 707
  • Page 708 708
  • Page 709 709
  • Page 710 710

NXP MAC7101 Reference guide

Type
Reference guide

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI