LeCroy PCIe Gen5 M.2 M-Key Host Adapter Quick start guide

Brand: LeCroy

Model: PCIe Gen5 M.2 M-Key Host Adapter

Type: Quick start guide

Introduction

Teledyne LeCroy's PCIe to M.2 Socket 3 Adapter for PCI Express 5.0 cards provide developers with an extremely versatile

tool to speed development of new M.2 designs and to troubleshoot existing M.2 issues.

The adapter can be used with a standard Teledyne LeCroy PCIe interposer and Teledyne LeCroy analyzer to capture all

PCIe data traffic passing through the interface, allowing visibility to virtually all types of protocol problems that may affect

device performance or reliability.

In addition, if an M.2 host port is available, Teledyne LeCroy offers specialty interposers designed for M.2 devices that can

be used as a direct traffic probe and analysis tool with any of our Summit™ product family of analyzers.

PCIe to M.2 Socket 3 Adapter for PCI Express 5.0 Card

PCIe to M.2 Socket 3 Adapter for PCI

Express 5.0 Supports M-Key

User Manual and Quick Start Guide

Use this document for quick installation and setup. If you experience problems or need more

information, see the product manuals available at the Teledyne LeCroy web site or in the Documents

folder in the PCIe Protocol Suite installation.

Components

The Teledyne LeCroy PCIe to M.2 Socket 3 Adapter for PCI Express 5.0 kit has the following components:

•PCIe to M.2 Socket 3 Adapter card (Supporting M-Key Devices)

•Half height bracket

•Power supply 12V @ 3A

•User Manual and Quick Start Guide (this document)

Inspect the received shipping container for any damage. Unpack the container and account for each of the system

components listed on the accompanying packing list. Visually inspect each component for absence of damage.

In the event of damage, notify the shipper and Teledyne LeCroy. Retain all shipping materials for shipper’s inspection.

DUT secured on interposer

Exploded View

Installed Side Profile

Installed

Installation

Insert DUT into the M.2 connector on the adapter and secure with nut and standoff. The standoff has a nut on the bottom side

which can be removed by hand or with a nut driver (see drawings on next two pages).

Once the DUT is properly installed in the adapter you can plug the adapter in to a PCIe slot.

Swapping the Full Height Bracket for the Half Height Bracket

Locate the two screws on the front of the Host Adapter securing the Full Height Bracket. Using a Phillips head screw driver, remove the

two screws that secure the full height bracket. Save the screws for installation of the half height bracket.

Full Height Bracket Removal

Locate the Half height bracket and the two screws from the disassembly process.

Using a Phillips head screw driver use the two screws from the disassembly process to secure the half height bracket to the Host

Adapter. See drawings below.

Half Height Bracket Attachment

PCIe to M.2 Socket 3 Host Adapter Interconnection

Power Selection Switches

SW1, SW2

DUT Support Bracket

The DUT support bracket allows

mounting of M.2 devices of 42, 60,

80 and 110 mm through use of a

moveable standoff and screw.

12V DC Power Supply (included)

Sideband Signals Header J2

This header provides access to

sideband signals from the M.2

connector.

Presence Control Switch Array

SW3

These control switches allow the user

to specify the maximum link width to

be used (x1 or x4).

x4 PCIe Edge Fingers

HOST PCIe

Slot x4 or larger

Device Under Test

(DUT)

SMBus Signaling

Voltage Level SW4

Sideband Signals Voltage

Configuration LED VIO_CFG

Connections

Use the tables below to configure the adapter for specific test situations.

SW1 Power Selection Table

SW2 Power Selection Table

Notes:

•If using External Source, External DC Jack option must be selected for both SW1 and SW2.

•If using Host Source, Host option must be selected for both SW1 and SW2.

SW3 Device Presence Table

SW4 Sideband Voltage Configuration Table

Note:

•The host adapter allows sideband signaling between Host and Device at 3.3V or 1.8V but it does not provide

translation between two different signaling levels.

SW1 Position 12V Power to Regulator

12V EXT From J1 DC Jack

12V HOST From PCIe Bus 12V

SW2 Position 3.3V Power to DUT

3.3V EXT From J1 regulated down to 3.3V

3.3V HOST From PCIe Bus 3.3V

SW3.1 SW3.2 Presence Declared

ON ON Reserved

ON OFF X1 Device

OFF ON X4 Device (Default)

OFF OFF Reserved

Shunt VIO_CFG LED Voltage Signal

Levels for Sideband

Signals

1->2 ON 3.3V

2->3 OFF 1.8V (Default)

6Configuration

J2 Header Table

Pin no. Termination Pin no. Signal Name Pin no. Termination

A1 Pull down to GND B1 VIO_CFG C1 NC

A2 Pull down to GND B2 NC_Pin18 C2 4.7KΩ Pull-up to 3.3V

A3 Pull down to GND B3 NC_Pin17 C3 4.7KΩ Pull-up to 3.3V

A4 NC B4 NC C4 NC

A5 NC B5 NC C5 NC

A6 NC B6 NC C6 3.3V or 1.8V

A7 Pull down to GND B7 PLA_S3# C7 4.7KΩ Pull-up to 3.3V or 1.8V

A8 Pull down to GND B8 PLN# C8 4.7KΩ Pull-up to 3.3V or 1.8V

A9 Pull down to GND B9 PWRDIS C9 4.7KΩ Pull-up to 1.8V

A10 NC B10 NC C10 NC

A11 NC B11 NC C11 NC

A12 Pull down to GND B12 NC_PIN6 C12 4.7KΩ Pull-up to 3.3V

A13 Pull down to GND B13 NC_PIN7 C13 4.7KΩ Pull-up to 3.3V

A14 NC B14 VIO_1.8V C14 1.8V

A15 Pull down to GND B15 NC_PIN5 C15 4.7KΩ Pull-up to 3.3V

A16 Pull down to GND B16 NC_PIN3 C16 4.7KΩ Pull-up to 3.3V

A17 Pull down to GND B17 NC_PIN16 C17 4.7KΩ Pull-up to 3.3V

A18 Pull down to GND B18 NC_PIN15 C18 4.7KΩ Pull-up to 3.3V

A19 Pull down to GND B19 ALERT#IN C19 4.7KΩ Pull-up to 1.8V

A20 NC B20 NC C20 NC

A21 Pull down to GND B21 DGND_CONN C21 4.7KΩ Pull-up to 3.3V

A22 Pull down to GND B22 NC_PIN19 C22 4.7KΩ Pull-up to 3.3V

A23 Pull down to GND B23 DEVSLP C23 4.7KΩ Pull-up to 3.3V

A24 Pull down to GND B24 DISK_ACTIVITY C24 4.7KΩ Pull-up to 3.3V

A25 NC B25 NC C25 NC

A26 NC B26 NC C26 NC

A27 Pull down to GND B27 PEDET C27 4.7KΩ Pull-up to 3.3V

A28 NC B28 NC C28 NC

A29 NC B29 NC C29 1.8V

A30 NC B30 NC C30 3.3V

Environmental Conditions

• Temperature: Operating 32° F to 122° F (0° C to 50° C)

• Temperature: Non-Operating 14° F to 176° F (-10° C to 80° C)

• Humidity: Operating 10% to 90% RH (non-condensing)

Trademarks and Servicemarks

Teledyne LeCroy, PCIe Protocol Suite, PCIe Protocol Analysis

and Summit are trademarks of Teledyne LeCroy. All other

trademarks are property of their respective companies.

Changes

Product specifications are subject to change without notice.

Teledyne LeCroy reserves the right to revise the information in

this document without notice or penalty.

This document may be printed and reproduced without additional permission, but all copies should contain this copyright notice.

Teledyne LeCroy Customer Support

Online Download

Periodically check the Teledyne LeCroy Protocol Solutions Group

web site for software updates and other support related to this

product. Software updates are available to users with a current

Maintenance Agreement.

Web: teledynelecroy.com/tm/software/PCIe

E-mail: [email protected]

Support: teledynelecroy.com/support/contact

LeCroy PCIe Gen5 M.2 M-Key Host Adapter Quick start guide

LeCroy PCIe Gen5 M.2 M-Key Host Adapter Quick start guide

LeCroy PCIe Gen5 M.2 M-Key Host Adapter Quick start guide

Related papers

Other documents