NXP Layerscape® LX2160A, LX2120A, LX2080A Processors Reference guide

Type
Reference guide
QorIQ LX2160A Security (SEC) Reference
Manual
Supports LX2120A, LX2080A, LX2122A, LX2082A, and LX2162A
NXP Semiconductors
Document identifier: LX2160ASECRM
Reference Manual Rev. 0, 07/2020
Contents
Chapter 1 Overview of SEC (security engine) functionality.......................... 16
Chapter 2 Feature summary............................................................................. 18
Chapter 3 SEC implementation........................................................................ 22
3.1 SEC submodules.....................................................................................................................22
3.2 SEC Versions with Encryption Disabled..................................................................................22
Chapter 4 SEC modes of operation..................................................................24
4.1 Platform Security State............................................................................................................24
4.1.1 The effect of security state on volatile keys.............................................................................. 24
4.1.2 The effect of security state on non-volatile keys....................................................................... 24
4.2 Keys available in different security modes.............................................................................. 25
4.2.1 Keys available in trusted mode................................................................................................. 25
4.2.2 Keys available in secure mode................................................................................................. 25
4.2.3 Keys available in non-secure mode.......................................................................................... 26
4.2.4 Keys available in fail mode........................................................................................................26
Chapter 5 SEC hardware functional description............................................ 27
5.1 System Bus Interfaces.............................................................................................................28
5.1.1 AXI master (DMA) interface...................................................................................................... 28
5.1.2 Register interface (IP bus)........................................................................................................ 30
5.2 SEC service interface concepts...............................................................................................31
5.2.1 Configuring the Service Interfaces............................................................................................ 31
5.2.2 SEC descriptors........................................................................................................................ 31
5.2.3 Job termination status/error codes............................................................................................32
5.2.4 Frames and flows......................................................................................................................39
5.2.5 Frame descriptors and frames.................................................................................................. 40
5.2.6 Frame descriptor flow and flow context.....................................................................................40
5.2.7 Buffer allocation, release, and reuse.........................................................................................41
5.2.8 User data access control and isolation..................................................................................... 41
5.3 Service interfaces....................................................................................................................41
5.3.1 Job Ring interface..................................................................................................................... 42
5.3.2 Queue Manager Interface (QI).................................................................................................. 46
5.3.3 Register-based service interface...............................................................................................50
5.4 Job scheduling.........................................................................................................................52
5.4.1 Job scheduling algorithm.......................................................................................................... 52
5.4.2 Job scheduling - DECO-specific jobs........................................................................................54
5.5 Job execution hardware.......................................................................................................... 54
5.5.1 Descriptor Controller (DECO) and CHA Control Block (CCB).................................................. 54
5.5.2 Cryptographic hardware accelerators (CHAs) (overview).........................................................55
Chapter 6 Frame queues, frame descriptors, and buffers............................. 57
6.1 Frame queues......................................................................................................................... 57
6.1.1 Dequeue response....................................................................................................................57
6.2 Multi-partition resource access................................................................................................59
NXP Semiconductors
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
2 / 1266
6.2.1 Multi-partition resource access modes......................................................................................59
6.2.2 Flow context selection restrictions............................................................................................ 60
6.2.3 Inline Job Descriptor restrictions............................................................................................... 61
6.2.4 Replacement job descriptor restrictions.................................................................................... 61
6.2.5 Non-local jump limitations......................................................................................................... 61
6.2.6 Multi-partition resource access restriction summary................................................................. 62
6.3 Frame descriptors....................................................................................................................62
6.3.1 Flow Context............................................................................................................................. 63
6.3.2 Processing single frame jobs.................................................................................................... 71
6.3.3 Processing frame list jobs......................................................................................................... 72
6.3.4 Frame descriptor error handling................................................................................................72
6.3.5 Job descriptor construction from frame descriptor.................................................................... 73
Chapter 7 Descriptors and descriptor commands......................................... 76
7.1 Job Descriptors........................................................................................................................76
7.2 Trusted descriptors..................................................................................................................77
7.3 Shared descriptors.................................................................................................................. 78
7.3.1 Executing shared descriptors in proper order........................................................................... 79
7.3.2 Specifying different types of shared descriptor sharing............................................................ 80
7.3.3 Changing shared descriptors.................................................................................................... 81
7.4 Using in-line descriptors.......................................................................................................... 81
7.5 Using replacement job descriptors.......................................................................................... 82
7.6 Scatter/gather tables (SGTs)...................................................................................................83
7.7 Using descriptor commands....................................................................................................86
7.7.1 Command execution order........................................................................................................86
7.7.2 Command properties.................................................................................................................91
7.7.3 Command types........................................................................................................................ 91
7.7.4 SEQ vs non-SEQ commands....................................................................................................93
7.7.5 Information FIFO entries........................................................................................................... 96
7.7.6 Output FIFO Operation............................................................................................................. 96
7.7.7 Output Checksum logic............................................................................................................. 97
7.7.8 Cryptographic class...................................................................................................................98
7.7.9 Address pointers....................................................................................................................... 99
7.7.10 DECO/CCB behavior for jobs started via the register service interface..................................99
7.7.11 DECO/CCB default actions for one-off jobs.......................................................................... 100
7.7.12 DECO/CCB actions when sharing descriptors......................................................................100
7.7.13 Using a CHA more than once in a job...................................................................................100
7.8 HEADER command...............................................................................................................101
7.9 KEY commands.....................................................................................................................107
7.10 LOAD commands................................................................................................................ 111
7.11 FIFO LOAD command.........................................................................................................125
7.11.1 Bit length data....................................................................................................................... 129
7.11.2 FIFO LOAD input data type ..................................................................................................130
7.12 ECPARAM command..........................................................................................................132
7.13 STORE command............................................................................................................... 136
7.14 FIFO STORE command...................................................................................................... 146
7.15 MOVE, MOVEB, MOVEDW, and MOVE_LEN commands................................................. 153
7.16 ALGORITHM OPERATION command................................................................................ 163
7.17 PROTOCOL OPERATION Commands...............................................................................170
7.18 PKHA OPERATION command............................................................................................194
7.18.1 PKHA OPERATION: clear memory function.........................................................................196
7.18.2 PKHA OPERATION: Arithmetic Functions............................................................................197
7.18.3 PKHA OPERATION: copy memory functions....................................................................... 205
7.18.4 PKHA OPERATION: Elliptic Curve Functions.......................................................................208
NXP Semiconductors
Contents
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
3 / 1266
7.19 SIGNATURE command.......................................................................................................214
7.20 JUMP (HALT) command..................................................................................................... 216
7.20.1 Jump type..............................................................................................................................217
7.20.2 Test type............................................................................................................................... 219
7.20.3 JSL and TEST CONDITION fields........................................................................................ 219
7.20.4 JUMP command format........................................................................................................ 220
7.21 MATH and MATHI Commands............................................................................................224
7.22 SEQ IN PTR command....................................................................................................... 232
7.23 SEQ OUT PTR command................................................................................................... 235
Chapter 8 Protocol acceleration.....................................................................239
8.1 IPsec ESP encapsulation and decapsulation overview.........................................................240
8.1.1 IPsec ESP encapsulation and decapsulation mode support...................................................241
8.1.2 IPsec ESP error codes............................................................................................................242
8.1.3 Programming for IPsec .......................................................................................................... 243
8.1.4 IPsec ESP Transport (and Legacy Tunnel) encapsulation overview...................................... 263
8.1.5 IPsec ESP Cryptographic Encapsulation................................................................................ 265
8.1.6 IPsec ESP Transport (and Legacy Tunnel) decapsulation procedure overview..................... 271
8.1.7 IPsec ESP Cryptographic Decapsulation................................................................................274
8.1.8 IPsec ESP Tunnel encapsulation overview.............................................................................280
8.1.9 IPsec ESP tunnel decapsulation overview..............................................................................282
8.2 SSL/TLS/DTLS record encapsulation and decapsulation overview...................................... 283
8.2.1 Programming and processing details common to all versions of SSL, TLS, and DTLS......... 284
8.2.2 Process for SSL 3.0 and TLS 1.0 record encapsulation......................................................... 296
8.2.3 Process for SSL 3.0 and TLS 1.0 record decapsulation......................................................... 298
8.2.4 Process for TLS 1.1 and TLS 1.2 record encapsulation......................................................... 299
8.2.5 Process for TLS 1.1 and TLS 1.2 record decapsulation......................................................... 305
8.2.6 Process for DTLS record encapsulation................................................................................. 309
8.2.7 Process for DTLS record decapsulation................................................................................. 312
8.3 IEEE 802.1AE MACsec encapsulation and decapsulation overview.................................... 317
8.3.1 Process for 802.1AE MACsec encapsulation......................................................................... 317
8.3.2 MACsec encapsulation PDB format descriptions....................................................................321
8.3.3 Process for 802.1AE MACSec decapsulation.........................................................................322
8.3.4 MACsec decapsulation PDB format descriptions....................................................................325
8.4 IEEE 802.11 ac-2013 WPA2 MPDU encapsulation and decapsulation................................ 327
8.4.1 Processing Common to WPA2 Encapsulation and Decapsulation......................................... 327
8.4.2 Process for WPA2 encapsulation............................................................................................329
8.4.3 Process for WPA2 decapsulation............................................................................................333
8.5 Anti-Replay built-in checking................................................................................................. 336
8.6 3G RLC PDU Encapsulation and Decapsulation overview................................................... 339
8.6.1 3G RLC PDU encapsulation overview.................................................................................... 339
8.6.2 Process for 3G RLC PDU encapsulation................................................................................ 340
8.6.3 3G RLC PDU encapsulation PDB format descriptions............................................................341
8.6.4 3G RLC PDU decapsulation overview.................................................................................... 341
8.6.5 Process for 3G RLC PDU decapsulation................................................................................ 342
8.6.6 3G RLC PDU decapsulation PDB format descriptions............................................................343
8.6.7 Overriding the PDB for 3G RLC PDU encapsulation and decapsulation................................ 343
8.7 LTE and 5G PDCP PDU encapsulation and decapsulation overview...................................344
8.7.1 PDCP PDU IV generation....................................................................................................... 345
8.7.2 PDCP PDU encapsulation process for confidentiality only..................................................... 347
8.7.3 PDCP PDU encapsulation for confidentiality and integrity......................................................348
8.7.4 PDCP PDU decapsulation process for confidentiality only..................................................... 349
8.7.5 PDCP PDU decapsulation for confidentiality and integrity......................................................351
8.7.6 PDCP shared descriptor PDB format descriptions..................................................................352
NXP Semiconductors
Contents
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
4 / 1266
8.7.7 Overriding the PDB for PDCP encapsulation and decapsulation............................................353
Chapter 9 Public Key Cryptography Operations.......................................... 354
9.1 Conformance considerations.................................................................................................354
9.2 Specifying the ECC domain curves for the discrete-log functions.........................................355
9.3 Discrete-log key-pair generation............................................................................................358
9.3.1 Inputs to the discrete-log key-pair generation function ...................................................358
9.3.2 Assumptions of the discrete-log key-pair generation function .......................................359
9.3.3 Outputs from the discrete-log key-pair generation function ........................................... 359
9.3.4 Operation of the discrete-log key-pair generation function..................................................... 359
9.3.5 Notes associated with the discrete-log key-pair generation function ..................................... 359
9.4 Using the Diffie_Hellman function......................................................................................... 360
9.4.1 Diffie_Hellman requirements...................................................................................................360
9.4.2 Inputs to the Diffie-Hellman function....................................................................................... 361
9.4.3 Assumptions of the Diffie-Hellman function............................................................................ 361
9.4.4 Outputs from the Diffie-Hellman function................................................................................ 361
9.4.5 Operation of the Diffie-Hellman function................................................................................. 361
9.4.6 Notes associated with the Diffie-Hellman function.................................................................. 361
9.5 Generating DSA and ECDSA signatures.............................................................................. 362
9.5.1 Inputs to the DSA and ECDSA signature generation function................................................ 363
9.5.2 Assumptions of the DSA and ECDSA signature generation function ............................ 363
9.5.3 Outputs from the DSA and ECDSA signature generation function ........................................ 363
9.5.4 Operation of the DSA and ECDSA signature generation function ......................................... 363
9.5.5 Notes associated with the DSA and ECDSA Signature Generation function..........................364
9.6 Verifying DSA and ECDSA signatures.................................................................................. 365
9.6.1 Inputs to the DSA and ECDSA signature verification function................................................ 366
9.6.2 Assumptions of the DSA and ECDSA signature verification function..................................... 366
9.6.3 Outputs from the DSA and ECDSA signature verification function......................................... 366
9.6.4 Operation of the DSA and ECDSA signature verification function ......................................... 366
9.6.5 Notes associated with the DSA and ECDSA Signature Verification function .........................367
9.7 Elliptic Curve Public Key Validation.......................................................................................368
9.7.1 Inputs to the Elliptic Curve public key validation function .............................................. 369
9.7.2 Outputs from the Elliptic Curve public key validation function.................................................369
9.7.3 Operation of the Elliptic Curve public key validation function..................................................369
9.7.4 Notes associated with the Elliptic Curve public key validation function ................................. 369
9.8 RSA Finalize Key Generation (RFKG).................................................................................. 370
9.9 Implementation of the RSA encrypt operation.......................................................................372
9.10 Implementation of the RSA decrypt operation.....................................................................374
Chapter 10 Key agreement functions............................................................ 380
10.1 IKEv2 PRF overview............................................................................................................380
10.1.1 Using IKE PRF to generate SKEYSEED.............................................................................. 380
10.1.2 Using IKE PRF+ to generate keying material for the IKEv2 SA............................................381
10.1.3 Using IKE PRF+ to generate Child SA key material............................................................. 381
10.1.4 Restrictions on programming control blocks......................................................................... 381
10.1.5 IKE PRF PDB format descriptions........................................................................................ 381
10.1.6 Implementation details for IKE PRF function........................................................................ 385
10.1.7 Implementation Details for IKE PRF+ function......................................................................386
10.2 SSL/TLS/DTLS pseudo-random functions (PRF)................................................................386
10.2.1 SSL 3.0 PRF overview.......................................................................................................... 387
10.2.2 Process for SSL 3.0 PRF...................................................................................................... 388
10.2.3 SSL 3.0 PRF PDB format descriptions................................................................................. 388
10.2.4 TLS 1.0/TLS 1.1/DTLS PRF overview.................................................................................. 391
NXP Semiconductors
Contents
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
5 / 1266
10.2.5 Process for TLS 1.0, TLS 1.1, DTLS PRF............................................................................ 393
10.2.6 TLS 1.0, TLS 1.1, DTLS PRF PDB format descriptions........................................................395
10.2.7 TLS 1.2 PRF overview.......................................................................................................... 399
10.2.8 Process for TLS 1.2 PRF...................................................................................................... 399
10.2.9 TLS 1.2 PRF PDB format descriptions..................................................................................400
10.3 Implementation of the derived key protocol.........................................................................403
10.3.1 Using DKP with HMAC keys................................................................................................. 404
10.3.2 Implementation of the Blob Protocol..................................................................................... 405
Chapter 11 Cryptographic hardware accelerators (CHAs).......................... 406
11.1 Public-key hardware accelerator (PKHA) functionality........................................................407
11.1.1 Modular math........................................................................................................................ 408
11.1.2 About Montgomery values.................................................................................................... 408
11.1.3 Non-modular Math................................................................................................................ 409
11.1.4 Elliptic-Curve Math................................................................................................................ 409
11.1.5 PKHA Mode Register............................................................................................................ 411
11.1.6 PKHA functions..................................................................................................................... 411
11.2 Data encryption standard accelerator (DES) functionality...................................................493
11.2.1 DESA use of the Mode Register........................................................................................... 493
11.2.2 DESA use of the Key Register.............................................................................................. 494
11.2.3 DESA use of the Key Size Register...................................................................................... 494
11.2.4 DESA use of the Data Size Register.....................................................................................494
11.2.5 DESA Context Register.........................................................................................................495
11.2.6 Save and store operations in DESA context data................................................................. 495
11.3 Cyclic-redundancy check accelerator (CRCA) functionality................................................ 495
11.3.1 CRCA modes of operation.................................................................................................... 495
11.3.2 CRCA use of the Class 2 Mode Register..............................................................................495
11.3.3 CRCA Class 2 Key Register................................................................................................. 497
11.3.4 CRCA Class 2 Key Size Register......................................................................................... 497
11.3.5 CRCA Class 2 Data Size Register........................................................................................ 497
11.3.6 CRCA Class 2 Context Register........................................................................................... 497
11.3.7 Save and restore operations in CRCA context data............................................................. 497
11.4 Random-number generator (RNG) functionality..................................................................498
11.4.1 RNG features summary........................................................................................................ 498
11.4.2 RNG functional description .................................................................................................. 498
11.4.3 RNG operations.................................................................................................................... 500
11.4.4 RNG use of the Key Registers.............................................................................................. 501
11.4.5 RNG use of the Context Register..........................................................................................502
11.4.6 RNG use of the Data Size Register...................................................................................... 502
11.5 SNOW 3G Confidentiality accelerator functionality............................................................. 502
11.5.1 Differences between SNOW 3G confidentiality and SNOW 3G integrity hardware
accelerators.................................................................................................................................502
11.5.2 SNOW 3G Confidentiality use of the Mode Register............................................................ 503
11.5.3 SNOW 3G Confidentiality use of the Key and Context Registers......................................... 503
11.5.4 SNOW 3G Confidentiality accelerator use of the Data Size Register................................... 504
11.5.5 SNOW 3G Confidentiality accelerator use of the Key Size Register.................................... 504
11.6 SNOW 3G Integrity accelerator functionality.......................................................................504
11.6.1 SNOW 3G Integrity accelerator use of the Mode Register................................................... 504
11.6.2 SNOW 3G Integrity CHA use of the Key and Context Registers.......................................... 505
11.6.3 SNOW 3G Integrity accelerator use of the Data Size Register.............................................506
11.6.4 SNOW 3G Integrity accelerator use of the Key Size Register.............................................. 506
11.6.5 SNOW 3G Integrity CHA use of MAC/ICV check..................................................................506
11.7 Message digest hardware accelerator (MDHA) functionality...............................................507
11.7.1 MDHA use of the Mode Register.......................................................................................... 507
NXP Semiconductors
Contents
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
6 / 1266
11.7.2 MDHA use of the Key Register............................................................................................. 508
11.7.3 MDHA use of the Data Size Register....................................................................................510
11.7.4 MDHA use of the Context Register....................................................................................... 510
11.7.5 Save and restore operations in MDHA context data............................................................. 511
11.8 AES accelerator (AESA) functionality..................................................................................511
11.8.1 Differences between the AES encrypt and decrypt keys...................................................... 511
11.8.2 AESA as both Class 1 and Class 2 CHA.............................................................................. 512
11.8.3 AESA modes of operation.....................................................................................................512
11.8.4 AESA use of registers........................................................................................................... 513
11.8.5 AESA use of the parity bit..................................................................................................... 513
11.8.6 AES ECB mode.....................................................................................................................513
11.8.7 AES CBC, CBC-CS2, OFB, CFB128 modes ....................................................................... 514
11.8.8 AES CTR mode.....................................................................................................................516
11.8.9 AES XTS mode..................................................................................................................... 517
11.8.10 AES XCBC-MAC and CMAC modes.................................................................................. 519
11.8.11 AESA CCM mode............................................................................................................... 522
11.8.12 AES GCM mode..................................................................................................................525
11.8.13 AESA optimization modes...................................................................................................529
11.9 ZUC encryption accelerator (ZUCE) functionality................................................................538
11.9.1 Differences between ZUCE and ZUCA.................................................................................539
11.9.2 ZUCE use of the Mode Register........................................................................................... 539
11.9.3 ZUCE use of the Key and Context Registers........................................................................539
11.9.4 ZUCE use of the Data Size Register.....................................................................................540
11.9.5 ZUCE use of the Key Size Register ..................................................................................... 540
11.10 ZUC authentication accelerator (ZUCA) functionality........................................................540
11.10.1 ZUCA use of the Mode Register......................................................................................... 540
11.10.2 ZUCA use of the Key and Context Registers......................................................................541
11.10.3 ZUCA use of the Data Size Register...................................................................................542
11.10.4 ZUCA use of the Key Size Register.................................................................................... 542
11.10.5 ZUCA use of ICV checking................................................................................................. 542
11.11 ChaCha20 hardware accelerator (CCHA) CHA functionality............................................ 542
11.11.1 CCHA use of the Mode Register.........................................................................................542
11.11.2 Save and restore operations of context data in CCHA....................................................... 544
11.11.3 CCHA use of the Context Register..................................................................................... 544
11.11.4 CCHA use of the Data Size Register.................................................................................. 545
11.11.5 CCHA use of the Key Register............................................................................................545
11.12 Poly1305 Hardware Accelerator (PTHA) functionality.......................................................545
11.12.1 PTHA modes of operation...................................................................................................545
11.12.2 PTHA use of the Mode Register......................................................................................... 545
11.12.3 PTHA use of the Context Register...................................................................................... 546
11.12.4 PTHA Data Size Register....................................................................................................547
11.12.5 PTHA AAD Size Register....................................................................................................547
11.12.6 PTHA Key Register............................................................................................................. 547
11.12.7 PTHA Key Size Register..................................................................................................... 548
Chapter 12 Trust Architecture modules........................................................ 549
12.1 Run-time Integrity Checker (RTIC)......................................................................................549
12.1.1 RTIC modes of operation...................................................................................................... 549
12.1.2 RTIC initialization and operation........................................................................................... 549
12.1.3 RTIC use of the Throttle Register......................................................................................... 550
12.1.4 RTIC use of command, configuration, and status registers.................................................. 550
12.1.5 Initializing RTIC..................................................................................................................... 550
12.1.6 RTIC Memory Block Address/Length Registers....................................................................550
12.2 SEC virtualization and security domain identifiers (SDIDs).................................................551
NXP Semiconductors
Contents
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
7 / 1266
12.2.1 Access Control...................................................................................................................... 551
12.2.2 Virtualization..........................................................................................................................551
12.2.3 Security domain identifiers (SDIDs)...................................................................................... 551
12.2.4 TrustZone SecureWorld........................................................................................................ 552
12.3 Special-purpose cryptographic keys....................................................................................552
12.3.1 Initializing and clearing black and trusted descriptor keys.................................................... 552
12.3.2 Black keys and JDKEK/TDKEK............................................................................................ 552
12.3.3 Trusted descriptors and TDSK..............................................................................................552
12.3.4 Master key and blobs............................................................................................................ 553
12.4 Black keys........................................................................................................................... 553
12.4.1 Black key encapsulation schemes........................................................................................ 553
12.4.2 Differences between black and red keys.............................................................................. 553
12.4.3 Loading red keys...................................................................................................................553
12.4.4 Loading black keys................................................................................................................553
12.4.5 Avoiding errors when loading red and black keys.................................................................554
12.4.6 Encapsulating and decapsulating black keys........................................................................555
12.4.7 Types of black keys and their use.........................................................................................556
12.4.8 Types of blobs for key storage.............................................................................................. 556
12.5 Trusted descriptors..............................................................................................................556
12.5.1 Why trusted descriptors are needed..................................................................................... 556
12.5.2 Trusted-descriptor key types and uses................................................................................. 557
12.5.3 Trusted descriptors encrypting/decrypting black keys.......................................................... 557
12.5.4 Trusted-descriptor blob types and uses................................................................................ 557
12.5.5 Configuring the system to create trusted descriptors properly..............................................557
12.5.6 Creating trusted descriptors.................................................................................................. 558
12.6 Blobs....................................................................................................................................559
12.6.1 Blob protocol......................................................................................................................... 559
12.6.2 Why blobs are needed.......................................................................................................... 559
12.6.3 Blob conformance considerations......................................................................................... 559
12.6.4 Encapsulating and decapsulating blobs................................................................................560
12.6.5 Blob types............................................................................................................................. 560
12.6.6 Blob encapsulation................................................................................................................563
12.6.7 Blob decapsulation................................................................................................................564
12.7 Critical security parameters.................................................................................................564
12.8 Manufacturing-protection chip-authentication process........................................................565
12.8.1 Providing data to the manufacturing-protection authentication process............................... 567
12.8.2 MPPrivk_generation function................................................................................................ 569
12.8.3 MPPubk_generation function................................................................................................ 570
12.8.4 MPSign function.................................................................................................................... 572
12.8.5 MP-ECDH function................................................................................................................573
Chapter 13 SEC service error detection, recovery (reset), and
reconfiguration.............................................................................................575
13.1 Software SEC Reset............................................................................................................575
13.2 Job ring error detection, recovery, reset and reconfiguration..............................................575
13.2.1 Job ring user error detection, recovery, reset, and reconfiguration services........................ 575
13.2.2 Job ring error detection, recovery, reset, and reconfiguration management services.......... 577
13.3 QMan interface error detection, recovery, reset, and reconfiguration................................. 578
13.3.1 QI user services.................................................................................................................... 578
13.3.2 QI management services...................................................................................................... 579
13.4 RTIC error detection, recovery, reset, and reconfiguration................................................. 581
13.4.1 RTIC user services................................................................................................................581
13.4.2 RTIC management services..................................................................................................581
NXP Semiconductors
Contents
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
8 / 1266
13.5 Global and DECO error detection, recovery, reset, and reconfiguration.............................582
13.5.1 Global and DECO user services........................................................................................... 582
13.5.2 Global SEC and DECO management services.....................................................................582
Chapter 14 SEC register descriptions........................................................... 584
14.1 SEC memory map............................................................................................................... 585
14.2 Master Configuration Register (MCFGR)............................................................................ 812
14.3 Security Configuration Register (SCFGR)...........................................................................817
14.4 Job Ring a ICID Register - most significant half (JR0ICID_MS - JR3ICID_MS)................. 821
14.5 Job Ring a ICID Register - least significant half (JR0ICID_LS - JR3ICID_LS)....................823
14.6 Debug Control Register (DEBUGCTL)................................................................................824
14.7 Job Ring Start Register (JRSTARTR)................................................................................. 825
14.8 RTIC ICID Register for Block a - most significant half (RTICAICID_MS - RTICDICID_MS)827
14.9 RTIC ICID Register for Block a - least significant half (RTICAICID_LS - RTICDICID_LS). 828
14.10 Protocol Configuration Register (PROTCFG)....................................................................830
14.11 DECO Request Source Register (DECORSR)..................................................................830
14.12 DECO Bank Select Register (DECO_BANK_SEL)........................................................... 831
14.13 DECO Request Register (DECORR)................................................................................ 832
14.14 DECO0 ICID Register - most significant half (DECO0ICID_MS)...................................... 836
14.15 DECO0 ICID Register - least significant half (DECO0ICID_LS)........................................836
14.16 DECO Availability Register (DAR).....................................................................................838
14.17 DECO Reset Register (DRR)............................................................................................ 839
14.18 DECO Shared Memory Status Register (DSMSR)............................................................841
14.19 DECO Shared Memory Disable Register (DSMDR)..........................................................843
14.20 DMA Control Register (DMAC - DMA_CTRL)...................................................................844
14.21 Peak Bandwidth Smoothing Limit Register (PBSL)...........................................................846
14.22 DMAa_AIDL_MAP_MS (DMA0_AIDL_MAP_MS - DMA1_AIDL_MAP_MS).................... 847
14.23 DMAa_AIDL_MAP_LS (DMA0_AIDL_MAP_LS - DMA1_AIDL_MAP_LS)....................... 849
14.24 DMAa_AIDM_MAP_MS (DMA0_AIDM_MAP_MS - DMA1_AIDM_MAP_MS)................. 850
14.25 DMAa_AIDM_MAP_LS (DMA0_AIDM_MAP_LS - DMA1_AIDM_MAP_LS).................... 851
14.26 DMAf AXI ID Enable Register (DMA0_AID_ENB - DMA1_AID_ENB).............................. 852
14.27 DMAa AXI Read Timing Check Register (DMA0_ARD_TC - DMA1_ARD_TC)............... 854
14.28 DMAf Read Timing Check Latency Register (DMA0_ARD_LAT - DMA1_ARD_LAT)......856
14.29 DMAa AXI Write Timing Check Register (DMA0_AWR_TC - DMA1_AWR_TC)..............857
14.30 DMAf Write Timing Check Latency Register (DMA0_AWR_LAT - DMA1_AWR_LAT).....859
14.31 Manufacturing Protection Private Key Register (MPPKR0 - MPPKR63)...........................860
14.32 Manufacturing Protection Message Register (MPMR0 - MPMR31)..................................861
14.33 Manufacturing Protection Test Register (MPTESTR0 - MPTESTR31)............................. 862
14.34 Manufacturing Protection ECC Register (MPECC)........................................................... 863
14.35 Job Descriptor Key Encryption Key Register (JDKEKR0 - JDKEKR7)..............................864
14.36 Trusted Descriptor Key Encryption Key Register (TDKEKR0 - TDKEKR7)...................... 865
14.37 Trusted Descriptor Signing Key Register (TDSKR0 - TDSKR7)....................................... 866
14.38 Secure Key Nonce Register (SKNR).................................................................................867
14.39 DMA Status Register (DMA_STA).....................................................................................868
14.40 DMA_X_AID_7_4_MAP (DMA_X_AID_7_4_MAP)...........................................................869
14.41 DMA_X_AID_3_0_MAP (DMA_X_AID_3_0_MAP)...........................................................871
14.42 DMA_X_AID_15_12_MAP (DMA_X_AID_15_12_MAP)...................................................872
14.43 DMA_X_AID_11_8_MAP (DMA_X_AID_11_8_MAP).......................................................873
14.44 DMA_X AXI ID Map Enable Register (DMA_X_AID_15_0_EN)....................................... 874
14.45 DMA_X AXI Read Timing Check Control Register (DMA_X_ARTC_CTL)....................... 876
14.46 DMA_X AXI Read Timing Check Late Count Register (DMA_X_ARTC_LC)....................878
14.47 DMA_X AXI Read Timing Check Sample Count Register (DMA_X_ARTC_SC)..............879
14.48 DMA_X Read Timing Check Latency Register (DMA_X_ARTC_LAT)............................. 880
14.49 DMA_X AXI Write Timing Check Control Register (DMA_X_AWTC_CTL).......................881
NXP Semiconductors
Contents
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
9 / 1266
14.50 DMA_X AXI Write Timing Check Late Count Register (DMA_X_AWTC_LC)...................883
14.51 DMA_X AXI Write Timing Check Sample Count Register (DMA_X_AWTC_SC)............. 884
14.52 DMA_X Write Timing Check Latency Register (DMA_X_AWTC_LAT).............................885
14.53 RNG TRNG Miscellaneous Control Register (RTMCTL)...................................................886
14.54 RNG TRNG Statistical Check Miscellaneous Register (RTSCMISC)............................... 889
14.55 RNG TRNG Poker Range Register (RTPKRRNG)........................................................... 890
14.56 RNG TRNG Poker Maximum Limit Register (RTPKRMAX)..............................................891
14.57 RNG TRNG Poker Square Calculation Result Register (RTPKRSQ)............................... 892
14.58 RNG TRNG Seed Control Register (RTSDCTL)...............................................................893
14.59 RNG TRNG Sparse Bit Limit Register (RTSBLIM)............................................................894
14.60 RNG TRNG Total Samples Register (RTTOTSAM)..........................................................895
14.61 RNG TRNG Oscillator 2 Frequency Count Register (RTFRQCNT2)................................ 896
14.62 RNG TRNG Frequency Count Minimum Limit Register (RTFRQMIN)..............................897
14.63 RNG TRNG Frequency Count Register (RTFRQCNT)..................................................... 898
14.64 RNG TRNG Frequency Count Maximum Limit Register (RTFRQMAX)............................899
14.65 RNG TRNG Statistical Check Monobit Count Register (RTSCMC).................................. 900
14.66 RNG TRNG Statistical Check Monobit Limit Register (RTSCML).....................................901
14.67 RNG TRNG Statistical Check Run Length 1 Count Register (RTSCR1C)........................902
14.68 RNG TRNG Statistical Check Run Length 1 Limit Register (RTSCR1L).......................... 903
14.69 RNG TRNG Statistical Check Run Length 2 Count Register (RTSCR2C)........................904
14.70 RNG TRNG Statistical Check Run Length 2 Limit Register (RTSCR2L).......................... 905
14.71 RNG TRNG Statistical Check Run Length 3 Count Register (RTSCR3C)........................906
14.72 RNG TRNG Statistical Check Run Length 3 Limit Register (RTSCR3L).......................... 907
14.73 RNG TRNG Statistical Check Run Length 4 Count Register (RTSCR4C)........................908
14.74 RNG TRNG Statistical Check Run Length 4 Limit Register (RTSCR4L).......................... 909
14.75 RNG TRNG Statistical Check Run Length 5 Count Register (RTSCR5C)........................910
14.76 RNG TRNG Statistical Check Run Length 5 Limit Register (RTSCR5L).......................... 911
14.77 RNG TRNG Statistical Check Run Length 6+ Count Register (RTSCR6PC)................... 913
14.78 RNG TRNG Statistical Check Run Length 6+ Limit Register (RTSCR6PL)......................914
14.79 RNG TRNG Status Register (RTSTATUS)....................................................................... 915
14.80 RNG TRNG Entropy Read Register (RTENT0 - RTENT15)............................................. 917
14.81 RNG TRNG Statistical Check Poker Count 1 and 0 Register (RTPKRCNT10)................ 918
14.82 RNG TRNG Statistical Check Poker Count 3 and 2 Register (RTPKRCNT32)................ 919
14.83 RNG TRNG Statistical Check Poker Count 5 and 4 Register (RTPKRCNT54)................ 919
14.84 RNG TRNG Statistical Check Poker Count 7 and 6 Register (RTPKRCNT76)................ 920
14.85 RNG TRNG Statistical Check Poker Count 9 and 8 Register (RTPKRCNT98)................ 921
14.86 RNG TRNG Statistical Check Poker Count B and A Register (RTPKRCNTBA)...............922
14.87 RNG TRNG Statistical Check Poker Count D and C Register (RTPKRCNTDC)..............923
14.88 RNG TRNG Statistical Check Poker Count F and E Register (RTPKRCNTFE)............... 924
14.89 RNG DRNG Status Register (RDSTA)..............................................................................925
14.90 RNG DRNG State Handle 0 Reseed Interval Register (RDINT0)..................................... 927
14.91 RNG DRNG State Handle 1 Reseed Interval Register (RDINT1)..................................... 928
14.92 RNG DRNG Hash Control Register (RDHCNTL)..............................................................929
14.93 RNG DRNG Hash Digest Register (RDHDIG).................................................................. 930
14.94 RNG DRNG Hash Buffer Register (RDHBUF).................................................................. 930
14.95 RNG Oscillator 2 Control Register (OSC2_CTL)...............................................................931
14.96 Recoverable Error Interrupt Status (REIS)........................................................................933
14.97 Recoverable Error Interrupt Enable (REIE).......................................................................934
14.98 Recoverable Error Interrupt Force (REIF)......................................................................... 936
14.99 Recoverable Error Interrupt Halt (REIH)............................................................................938
14.100 SEC Version ID Register, most-significant half (SECVID_MS).......................................939
14.101 SEC Version ID Register, least-significant half (SECVID_LS)........................................ 941
14.102 Holding Tank 0 Job Descriptor Address (HT0_JD_ADDR)............................................. 943
14.103 Holding Tank 0 Shared Descriptor Address (HT0_SD_ADDR).......................................944
14.104 Holding Tank 0 Job Queue Control, most-significant half (HT0_JQ_CTRL_MS)............945
NXP Semiconductors
Contents
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
10 / 1266
14.105 Holding Tank 0 Job Queue Control, least-significant half (HT0_JQ_CTRL_LS).............948
14.106 Holding Tank 0 Status (HT0_STATUS)...........................................................................949
14.107 Holding Tank Pending Status (HT0_PEND)....................................................................950
14.108 Job Queue Debug Select Register (JQ_DEBUG_SEL).................................................. 952
14.109 Job Queue DMA Outstanding Write Count Register (JQ_DMA_OUTSTANDING_WC).953
14.110 Job Queue DMA Outstanding Read Count Register (JQ_DMA_OUTSTANDING_RC)..954
14.111 Burst Buffer DMA Outstanding Read Count Register (BB_DMA_OUTSTANDING_RC)955
14.112 Total Job Ring Job Count Register (TOT_JR_JC).......................................................... 956
14.113 Total Address Array Job Count Register (TOT_AA_JC)................................................. 957
14.114 Total Number of Holding Tanks with Jobs Register (TOT_HT_WJ)................................958
14.115 Total Job Ring Jobs Waiting Register (TOT_JR_JW)..................................................... 958
14.116 Job Ring Job IDs in Use Register, least-significant half (JRJIDU_LS)............................959
14.117 Job Ring Job-Done Job ID FIFO BC (JRJDJIFBC).........................................................962
14.118 Job Ring Job-Done Job ID FIFO (JRJDJIF)....................................................................963
14.119 Job Ring Job-Done Source 1 (JRJDS1)..........................................................................964
14.120 Job Ring Job-Done Descriptor Address 0 Register (JRJDDA)........................................965
14.121 CRCA Version ID Register (CRCA_VERSION).............................................................. 966
14.122 AFHA Version ID Register (AFHA_VERSION)................................................................968
14.123 KFHA Version ID Register (KFHA_VERSION)................................................................970
14.124 PKHA Version ID Register (PKHA_VERSION)............................................................... 971
14.125 AESA Version ID Register (AESA_VERSION)................................................................973
14.126 MDHA Version ID Register (MDHA_VERSION)..............................................................975
14.127 DESA Version ID Register (DESA_VERSION)............................................................... 977
14.128 SNW8A Version ID Register (SNW8A_VERSION)......................................................... 978
14.129 SNW9A Version ID Register (SNW9A_VERSION)......................................................... 980
14.130 ZUCE Version ID Register (ZUCE_VERSION)............................................................... 982
14.131 ZUCA Version ID Register (ZUCA_VERSION)............................................................... 983
14.132 CCHA Version ID Register (CCHA_VERSION).............................................................. 985
14.133 PTHA Version ID Register (PTHA_VERSION)................................................................987
14.134 RNG Version ID Register (RNG_VERSION)...................................................................988
14.135 TRNG Version ID Register (TRNG_VERSION).............................................................. 990
14.136 Alternate AES Hardware Accelerator Version ID Register (AAHA_VERSION)...............992
14.137 SR Version ID Register (SR_VERSION).........................................................................993
14.138 DMA Version ID Register (DMA_VERSION)...................................................................995
14.139 AI Version ID Register (AI_VERSION)............................................................................997
14.140 QI Version ID Register (QI_VERSION)........................................................................... 998
14.141 JR Version ID Register (JR_VERSION)........................................................................1000
14.142 DECO Version ID Register (DECO_VERSION)............................................................1002
14.143 Performance Counter, Number of Requests Dequeued (PC_REQ_DEQ)....................1003
14.144 Performance Counter, Number of Outbound Encrypt Requests (PC_OB_ENC_REQ) 1005
14.145 Performance Counter, Number of Inbound Decrypt Requests (PC_IB_DEC_REQ).....1007
14.146 Performance Counter, Number of Outbound Bytes Encrypted (PC_OB_ENCRYPT)...1009
14.147 Performance Counter, Number of Outbound Bytes Protected (PC_OB_PROTECT)... 1011
14.148 Performance Counter, Number of Inbound Bytes Decrypted (PC_IB_DECRYPT).......1013
14.149 Performance Counter, Number of Inbound Bytes Validated. (PC_IB_VALIDATED).....1015
14.150 Compile Time Parameters Register, most-significant half (CTPR_MS)........................1017
14.151 Compile Time Parameters Register, least-significant half (CTPR_LS)......................... 1021
14.152 Fault Address Register (FAR)....................................................................................... 1025
14.153 Fault Address ICID Register (FAICID)...........................................................................1026
14.154 Fault Address Detail Register (FADR)...........................................................................1028
14.155 SEC Status Register (SSTA).........................................................................................1031
14.156 RTIC Version ID Register (RVID)..................................................................................1034
14.157 CHA Cluster Block Version ID Register (CCBVID)........................................................1036
14.158 Input Ring Base Address Register for Job Ring a (IRBAR_JR0 - IRBAR_JR3)............1038
14.159 Input Ring Size Register for Job Ring a (IRSR_JR0 - IRSR_JR3)................................1040
NXP Semiconductors
Contents
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
11 / 1266
14.160 Input Ring Slots Available Register for Job Ring a (IRSAR_JR0 - IRSAR_JR3).......... 1041
14.161 Input Ring Jobs Added Register for Job Ringa (IRJAR_JR0 - IRJAR_JR3)................. 1042
14.162 Output Ring Base Address Register for Job Ring a (ORBAR_JR0 - ORBAR_JR3)..... 1043
14.163 Output Ring Size Register for Job Ring a (ORSR_JR0 - ORSR_JR3)......................... 1044
14.164 Output Ring Jobs Removed Register for Job Ring a (ORJRR_JR0 - ORJRR_JR3).... 1046
14.165 Output Ring Slots Full Register for Job Ring a (ORSFR_JR0 - ORSFR_JR3)............. 1047
14.166 Job Ring Output Status Register for Job Ring a (JRSTAR_JR0 - JRSTAR_JR3)........ 1048
14.167 Job Ring Interrupt Status Register for Job Ring a (JRINTR_JR0 - JRINTR_JR3)........1049
14.168 Job Ring Configuration Register for Job Ring a, most-significant half (JRCFGR_JR0_
MS - JRCFGR_JR3_MS)......................................................................................................1051
14.169 Job Ring Configuration Register for Job Ring a, least-significant half (JRCFGR_JR0_
LS - JRCFGR_JR3_LS)........................................................................................................1053
14.170 Input Ring Read Index Register for Job Ring a (IRRIR_JR0 - IRRIR_JR3)..................1054
14.171 Output Ring Write Index Register for Job Ring a (ORWIR_JR0 - ORWIR_JR3).......... 1055
14.172 Job Ring Command Register for Job Ring a (JRCR_JR0 - JRCR_JR3)...................... 1056
14.173 Job Ring a Address-Array Valid Register (JR0AAV - JR3AAV).................................... 1058
14.174 Job Ring a Address-Array Address b Register (JR0AAA0 - JR3AAA5)........................1060
14.175 Recoverable Error Interrupt Record 0 for Job Ring a (REIR0JR0 - REIR0JR3)........... 1061
14.176 Recoverable Error Interrupt Record 2 for Job Ring a (REIR2JR0 - REIR2JR3)........... 1062
14.177 Recoverable Error Interrupt Record 4 for Job Ring a (REIR4JR0 - REIR4JR3)........... 1063
14.178 Recoverable Error Interrupt Record 5 for Job Ring a (REIR5JR0 - REIR5JR3)........... 1065
14.179 RTIC Status Register (RSTA)........................................................................................1066
14.180 RTIC Command Register (RCMD)................................................................................1069
14.181 RTIC Control Register (RCTL)...................................................................................... 1070
14.182 RTIC Throttle Register (RTHR)..................................................................................... 1073
14.183 RTIC Watchdog Timer (RWDOG)................................................................................. 1074
14.184 RTIC Memory Block a Address b Register (RMAA0 - RMDA1).................................... 1075
14.185 RTIC Memory Block a Length b Register (RMAL0 - RMDL1)....................................... 1076
14.186 RTIC Memory Block a c Endian Hash Result Word d (RAMDB_0 - RDMDL_31).........1077
14.187 Recoverable Error Interrupt Record 0 for RTIC (REIR0RTIC)...................................... 1092
14.188 Recoverable Error Interrupt Record 2 for RTIC (REIR2RTIC)...................................... 1093
14.189 Recoverable Error Interrupt Record 4 for RTIC (REIR4RTIC)...................................... 1094
14.190 Recoverable Error Interrupt Record 5 for RTIC (REIR5RTIC)...................................... 1095
14.191 Queue Interface Configuration Register (QICFG)......................................................... 1096
14.192 Queue Interface Control Register (QICTL)....................................................................1097
14.193 Queue Interface Status Register (QISTA).....................................................................1098
14.194 Queue Interface Dequeue Configuration Register (QIDQC)......................................... 1099
14.195 Queue Interface Dequeue Event Filter Control Register 0 (QDQEFC0)....................... 1101
14.196 Queue Interface Dequeue Event Filter Control Register 1 (QDQEFC1)....................... 1102
14.197 Queue Interface Dequeue Event Filter Control Register 2 (QDQEFC2)....................... 1103
14.198 Queue Interface Enqueue Event Filter Control Register 0 (QEQEFC0)........................1104
14.199 Queue Interface Enqueue Event Filter Control Register 1 (QEQEFC1)........................1105
14.200 Queue Interface Enqueue Event Filter Control Register 2 (QEQEFC2)........................1106
14.201 Jobs in Use Register for QM Interface (JOBS_IN_USE_QI).........................................1107
14.202 Jobs in Use Register for QM Interface (Most Significant) (JOBS_IN_USE_QI_MS).....1108
14.203 Jobs Ready Register for QM Interface (JOBS_READY_QI)......................................... 1109
14.204 Jobs Ready Register for QM Interface (Most Significant) (JOBS_READY_QI_MS).....1109
14.205 Jobs Transfer Blocking Disabled Register for QM Interface (JOBS_XFR_BLK_DIS_QI)1110
14.206 Jobs Transfer Blocking Disabled Register for QM Interface (Most Significant) (JOBS_
XFR_BLK_DIS_QI_MS)........................................................................................................1111
14.207 Jobs Transferred Register for QM Interface (JOBS_XFRD_QI)....................................1112
14.208 Jobs Transferred Register for QM Interface (Most Significant) (JOBS_XFRD_QI_MS)1113
14.209 Jobs Executing Register for QM Interface (JOBS_EXEC_QI)...................................... 1114
14.210 Jobs Executing Register for QM Interface (Most Significant) (JOBS_EXEC_QI_MS).. 1115
14.211 Jobs Done Register for QM Interface (JOBS_DONE_QI).............................................1116
NXP Semiconductors
Contents
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
12 / 1266
14.212 Jobs Done Register for QM Interface (Most Significant) (JOBS_DONE_QI_MS).........1117
14.213 Subportal Frame Count Register for Queue Interface (SUBPORT_FC_QI_LS)...........1118
14.214 Subportal Frame Count, Most-Significant Register for Queue Interface (SUBPORT_
FC_QI_MS)...........................................................................................................................1119
14.215 Job Select Register for QI Interface (JOB_SELECT_QI).............................................. 1120
14.216 Queue Interface Job Data Register 0 (QIJOBD0)......................................................... 1121
14.217 Queue Interface Job Data Register 1 (QIJOBD1)......................................................... 1123
14.218 Queue Interface Job Data Register 2 (QIJOBD2)......................................................... 1124
14.219 Queue Interface Job Data Register 3 (QIJOBD3)......................................................... 1125
14.220 Queue Interface Job Data Register 4 (QIJOBD4)......................................................... 1126
14.221 Queue Interface Job Data Register 5 (QIJOBD5)......................................................... 1127
14.222 Queue Interface Job Data Register 6 (QIJOBD6)......................................................... 1129
14.223 Queue Interface Job Data Register 7 (QIJOBD7)......................................................... 1130
14.224 Queue Interface Job Data Register 8 (QIJOBD8)......................................................... 1131
14.225 Queue Interface Job Data Register 9 (QIJOBD9)......................................................... 1132
14.226 Queue Interface Job Data Register 10 (QIJOBD10)..................................................... 1133
14.227 Queue Interface Job Data Register 11 (QIJOBD11)..................................................... 1134
14.228 Queue Interface Job Data Register 12 (QIJOBD12)..................................................... 1135
14.229 Queue Interface Job Data Register 13 (QIJOBD13)..................................................... 1136
14.230 Queue Interface Job Data Register 14 (QIJOBD14)..................................................... 1137
14.231 Queue Interface Job Data Register 15 (QIJOBD15)..................................................... 1138
14.232 Queue Interface Job Data Register 16 (QIJOBD16)..................................................... 1139
14.233 Queue Interface Job Data Register 17 (QIJOBD17)..................................................... 1140
14.234 Queue Interface Job Data Register 18 (QIJOBD18)..................................................... 1140
14.235 Queue Interface Job Data Register 19 (QIJOBD19)..................................................... 1141
14.236 Queue Interface Job Data Register 20 (QIJOBD20)..................................................... 1142
14.237 Queue Interface Job Data Register 21 (QIJOBD21)..................................................... 1143
14.238 Queue Interface Job Data Register 22 (QIJOBD22)..................................................... 1145
14.239 Queue Interface Job Data Register 23 (QIJOBD23)..................................................... 1146
14.240 Queue Interface Job Data Register 24 (QIJOBD24)..................................................... 1147
14.241 Queue Interface Job Data Register 25 (QIJOBD25)..................................................... 1147
14.242 Queue Interface Job Data Register 26 (QIJOBD26)..................................................... 1148
14.243 Queue Interface Job Data Register 27 (QIJOBD27)..................................................... 1149
14.244 Queue Interface Job Data Register 28 (QIJOBD28)..................................................... 1150
14.245 Queue Interface Job Data Register 29 (QIJOBD29)..................................................... 1150
14.246 Queue Interface Job Data Register 30 (QIJOBD30)..................................................... 1151
14.247 Queue Interface Job Data Register 31 (QIJOBD31)..................................................... 1152
14.248 Queue Interface Job Data Register 32 (QIJOBD32)..................................................... 1153
14.249 Queue Interface Job Data Register 33 (QIJOBD33)..................................................... 1154
14.250 Recoverable Error Interrupt Record 0 for the Queue Interface (REIR0QI)....................1155
14.251 Recoverable Error Interrupt Record 1 for the Queue Interface (REIR1QI)....................1156
14.252 Recoverable Error Interrupt Record 2 for the Queue Interface (REIR2QI)....................1157
14.253 Recoverable Error Interrupt Record 4 for the Queue Interface (REIR4QI)....................1158
14.254 Recoverable Error Interrupt Record 5 for the Queue Interface (REIR5QI)....................1160
14.255 CCB d Class 1 Mode Register Format for Non-Public Key Algorithms (C0C1MR - C15C
1MR)..................................................................................................................................... 1161
14.256 CCB d Class 1 Mode Register Format for Public Key Algorithms (C0C1MR_PK - C15C
1MR_PK).............................................................................................................................. 1165
14.257 CCB d Class 1 Mode Register Format for RNG4 (C0C1MR_RNG - C15C1MR_RNG)1166
14.258 CCB d Class 1 Key Size Register (C0C1KSR - C15C1KSR)........................................1170
14.259 CCB d Class 1 Data Size Register (C0C1DSR - C15C1DSR)......................................1171
14.260 CCB d Class 1 ICV Size Register (C0C1ICVSR - C15C1ICVSR).................................1173
14.261 CCB d CHA Control Register (C0CCTRL - C15CCTRL)...............................................1173
14.262 CCB d Interrupt Control Register (C0ICTL - C15ICTL)................................................. 1177
14.263 CCB d Clear Written Register (C0CWR - C15CWR).....................................................1182
NXP Semiconductors
Contents
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
13 / 1266
14.264 CCB d Status and Error Register, most-significant half (C0CSTA_MS - C15CSTA_MS)1186
14.265 CCB d Status and Error Register, least-significant half (C0CSTA_LS - C15CSTA_LS)1188
14.266 CCB d Class 1 AAD Size Register (C0C1AADSZR - C15C1AADSZR)........................1192
14.267 CCB d Class 1 IV Size Register (C0C1IVSZR - C15C1IVSZR)....................................1192
14.268 PKHA A Size Register (C0PKASZR - C15PKASZR).................................................... 1193
14.269 PKHA B Size Register (C0PKBSZR - C15PKBSZR).................................................... 1194
14.270 PKHA N Size Register (C0PKNSZR - C15PKNSZR)....................................................1195
14.271 PKHA E Size Register (C0PKESZR - C15PKESZR).................................................... 1196
14.272 CCB d Class 1 Context Register Word a (C0C1CTXR0 - C15C1CTXR15)..................1197
14.273 CCB d Class 1 Key Registers Word a (C0C1KR0 - C15C1KR7)..................................1198
14.274 CCB d Class 2 Mode Register (C0C2MR - C15C2MR)................................................ 1200
14.275 CCB d Class 2 Key Size Register (C0C2KSR - C15C2KSR)........................................1202
14.276 CCB d Class 2 Data Size Register (C0C2DSR - C15C2DSR)......................................1203
14.277 CCB d Class 2 ICV Size Register (C0C2ICVSZR - C15C2ICVSZR)............................ 1205
14.278 CCB d Class 2 AAD Size Register (C0C2AADSZR - C15C2AADSZR)........................1205
14.279 CCB d Class 2 Context Register Word a (C0C2CTXR0 - C15C2CTXR17)..................1206
14.280 CCB d Class 2 Key Register Word a (C0C2KEYR0 - C15C2KEYR31)........................ 1207
14.281 CCB d FIFO Status Register (C0FIFOSTA - C15FIFOSTA).........................................1208
14.282 CCB d iNformation FIFO When STYPE != 10b (C0NFIFO - C15NFIFO)......................1209
14.283 CCB d iNformation FIFO When STYPE == 10b (C0NFIFO_2 - C15NFIFO_2).............1213
14.284 CCB d Input Data FIFO (C0IFIFO - C15IFIFO).............................................................1217
14.285 CCB d Output Data FIFO (C0OFIFO - C15OFIFO).......................................................1218
14.286 DECOd Job Queue Control Register, most-significant half (D0JQCR_MS - D15JQCR_
MS)....................................................................................................................................... 1219
14.287 DECOd Job Queue Control Register, least-significant half (D0JQCR_LS - D15JQCR_
LS)........................................................................................................................................ 1222
14.288 DECOd Descriptor Address Register (D0DAR - D15DAR)........................................... 1223
14.289 DECOd Operation Status Register, most-significant half (D0OPSTA_MS - D15OPSTA
_MS)..................................................................................................................................... 1224
14.290 DECOd Operation Status Register, least-significant half (D0OPSTA_LS - D15OPSTA
_LS)...................................................................................................................................... 1226
14.291 DECOd Checksum Register (D0CKSUMR - D15CKSUMR).........................................1227
14.292 DECOd Control and Output ICID Status Register (D0COICIDSR - D15COICIDSR)....1228
14.293 DECOd SDID and Input ICID Status Register (D0SIICIDSR - D15SIICIDSR)..............1229
14.294 DECOd Math Register m_MS (D0MTH0_MS - D15MTH7_MS)................................... 1231
14.295 DECOd Math Register m_LS (D0MTH0_LS - D15MTH7_LS)...................................... 1231
14.296 DECOd Gather Table Register a (D0GTR0 - D15GTR3)..............................................1232
14.297 DECOd Scatter Table Register a (D0STR0 - D15STR3).............................................. 1234
14.298 DECOd Descriptor Buffer Word a (D0DESB0 - D15DESB127).................................... 1235
14.299 DECOd Debug Job Register (D0DJR - D15DJR)..........................................................1236
14.300 DECOd Debug DECO Register (D0DDR - D15DDR)................................................... 1239
14.301 DECOd Debug Job Pointer (D0DJP - D15DJP)............................................................1241
14.302 DECOd Debug Shared Pointer (D0SDP - D15SDP).....................................................1242
14.303 DECOd Debug_ICID, most-significant half (D0DIR_MS - D15DIR_MS).......................1243
14.304 DECOd Debug ICID, least-significant half (D0DIR_LS - D15DIR_LS)..........................1245
14.305 Sequence Output Length Register (SOL0 - SOL15)..................................................... 1246
14.306 Variable Sequence Output Length Register (VSOL0 - VSOL15).................................. 1247
14.307 Sequence Input Length Register (SIL0 - SIL15)............................................................1248
14.308 Variable Sequence Input Length Register (VSIL0 - VSIL15).........................................1249
14.309 Protocol Override Register (D0POVRD - D15POVRD).................................................1250
14.310 Variable Sequence Output Length Register; Upper 32 bits (UVSOL0 - UVSOL15)......1251
14.311 Variable Sequence Input Length Register; Upper 32 bits (UVSIL0 - UVSIL15)............1252
14.312 DECOd Debug Execution Register (D0DER - D15DER).............................................. 1253
14.313 DECOd Debug PDB Register (D0DPR - D15DPR).......................................................1254
14.314 DECOd Debug Shared Resource Register (D0DSRR - D15DSRR).............................1255
NXP Semiconductors
Contents
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
14 / 1266
Appendix A Glossary.....................................................................................1258
Appendix B Acronyms and abbreviations...................................................1262
NXP Semiconductors
Contents
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
15 / 1266
Chapter 1
Overview of SEC (security engine) functionality
SEC is the chip's cryptographic acceleration and offloading hardware and combines cryptographic and other mathematical
functions to create a modular and scalable hardware acceleration and assurance engine. SEC implements the following functions:
Block encryption algorithms
Stream cipher algorithms
Hashing algorithms
Public key algorithms
Run-time integrity checking
Hardware random number generator
This version of SEC also enables significant system-level performance improvements by providing higher-level cryptographic
protocol operations.
SEC includes the following interfaces:
A Register interface for the processor to write configuration and command information, and to read status information
2 DMA interfaces that allow SEC to read/write data from external memory
A Queue Manager interface that allows SEC to accept jobs directly from the Queue Manager module
Job Queue Controller with 4 Job Rings
16 Descriptor Controllers (DECO):
Responsible for managing the sequencing, context, and execution of descriptors
Responsible for initating data transfers via the DMA interface
Responsible for managing keys and directing data to and from CHA(s)
Responsible for performing packet header and trailer processing as defined by the descriptor
Run-Time Integrity Checker (RTIC)
Crypto Hardware Accelerators (CHAs)
2 Public Key Hardware Accelerators (PKHA)
A Random Number Generator (RNG)
16 Advanced Encryption Standard Hardware Accelerators (AESA)
16 Message Digest Hardware Accelerators (MDHA)
16 SNOW 3G f9 Hardware Accelerators (SNOW f9)
16 SNOW 3G f8 Hardware Accelerators (SNOW f8)
16 ZUC Encryption Hardware Accelerators (ZUCE)
16 ZUC Authentication Hardware Accelerators (ZUCA)
16 Data Encryption Standard Hardware Accelerators (DESA)
16 Cyclic-Redundancy Check Hardware Accelerators (CRCA)
16 ChaCha20 hardware Accelerators (CCHA)
16 Poly1305 Hardware Accelerators (PTHA)
This figure shows the block diagram for SEC.
NXP Semiconductors
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
16 / 1266
XBAR
RNG
Memory Bus
DMA0
DMA1
Memory Bus
Queue Manager IF (QI)
Queue Manager
DECO
CCB
AESA
MDHA
CCHA
(ChaCha20)
PTHA
(Poly1305)
ZUCEZUCA
SNOWf8
SNOWf9
DESA
Job Queue Controller
RTIC
HT0
PKHA
HT15
. . .
JR0
JR3
. . .
DECO Sharing
Controller
ARS
. . .
ARS
0
5
PKHA
. . .
0
1
Slave Bus Interface
Register Interface
to / from
CCSR registers
STCSOFT.CAAM_SPEC_LX2160A.013
lx2160a
CRCA
Secure Key
Module
Master
Key
Security
State
to DECO
blob logic
. . .
DECO/CCB tile 0
16 DECO/CCB Tiles
DECO/CCB tile 15
DECO
CCB
AESA
MDHA
CCHA
(ChaCha20)
PTHA
(Poly1305)
ZUCEZUCA
SNOWf8
SNOWf9
DESA
CRCA
Figure 1. SEC block diagram
NXP Semiconductors
Overview of SEC (security engine) functionality
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
17 / 1266
Chapter 2
Feature summary
SEC includes the following features:
SoC HW interfaces
A 32-bit slave bus register interface
2 256-bit data / 49-bit address master bus DMA interfaces
Automatic byte, half-word, word and double-word ordering of data read/written
Scatter/gather support for data
Offloading of cryptographic functions via a programmable job descriptor language
Job Descriptors can contain multiple function commands.
Job Descriptors can be chained to additional Job Descriptors.
Job Descriptors can be submitted via 4 separate hardware-implemented Job Rings.
Job Descriptors can be submitted via Data Path Acceleration Architecture (DPAA) Queue Manager portals.
Special-purpose cryptographic keys
Black keys
Keys stored in memory in encrypted form and decrypted on-the-fly when used
AES-ECB or AES-CCM encryption using a 256-bit key
Export and import of cryptographic blobs
Data encapsulated in a cryptographic data structure for storage in non-volatile memory
AES-CCM encryption using a 256-bit key
Each blob encrypted using its own randomly generated blob key.
Blob key encrypted using a non-volatile blob key encryption key
Blob key encryption key derived from non-volatile master key input
Separate blob key encryption keys for trusted mode, secure mode, and non-secure mode
Public key cryptography
Modular Arithmetic
Addition, subtraction, multiplication, exponentiation, reduction, inversion, greatest common denominator
Both integer and binary polynomial functions
Modulus size up to 4096 bits
Arithmetic operations performed with 128-bit-digit arithmetic unit
Timing-equalized and normal versions of modular exponentiation
Primality testing up to 4096 bits
DSA
DSA sign and verify
Verify with private key
DSA key generation
NXP Semiconductors
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
18 / 1266
Non-timing-equalized versions of private-key operations
Timing-equalized versions of sign and key generation
Non-timing-equalized versions of sign and key generation
Diffie-Hellman
Diffie-Hellman (DH) key agreement
Key generation
Timing-equalized versions of key agreement and key generation
Non-timing-equalized versions of key agreement and key generation
RSA
Modulus size up to 4096 bits
Public and Private Key operations
Private keys in (n,d), (p,q,d), or 5-part (p,q,dp,dq,c) forms
Private Key operations (decrypt, sign) timing equalized to thwart side channel attack
Non-timing-equalized versions of private-key operations
Elliptic curve cryptography
Point add, point double, point multiply on both prime field and binary polynomial field curves
Point validation (is point on curve) both prime field and binary polynomial field curves
Point multiply on Montgomery curves (e.g. Curve25519)
Point add, multiply and validation on twisted-form Edwards curves (e.g. Edwards25519)
Timing-equalized and normal versions of point multiplication
Public Key validation
Elliptic curve digital signature algorithm (ECDSA) sign and verify
ECDSA verify with private key
Elliptic curve Diffie-Hellman key agreement
ECDSA and ECDH key generation
Modulus size up to 1024 bits
Timing-equalized versions of ECDSA sign and key generation
Non-timing-equalized versions of ECDSA sign and key generation
Authentication
CRC
Hashing algorithms
MD5
SHA-1
SHA-224
SHA-256
SHA-384
SHA-512
SHA-512/224
NXP Semiconductors
Feature summary
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
19 / 1266
SHA-512/256
Message authentication codes (MAC)
HMAC-all hashing algorithms
SSL 3.0 MAC (SMAC-MD5, SHA-1 only)
AES-CMAC
AES-XCBC-MAC
SNOW 3G f9
ZUC authentication
Poly1305 authentication
ICV/CRC checking
Authenticated encryption algorithms (also known as AEAD algorithms)
AES-CCM (Counter with CBC-MAC)
AES-GCM (Galois counter mode)
AEAD_CHACHA20_POLY1305 (per RFC 7539)
Symmetric key block ciphers
AES (128-bit, 192-bit or 256-bit keys)
DES (64-bit keys, including key parity)
3DES (128-bit or 192-bit keys, including key parity)
Cipher modes
ECB, CBC, OFB for both AES and DES block ciphers
CBC-CS2, CFB128, CTR, and XTS for AES
CFB8 for DES
Symmetric key stream ciphers
ChaCha20 confidentiality algorithm
SNOW 3G f8
ZUC encryption
Random-number generation
Entropy is generated via an independent free running ring oscillator
For lower-power consumption, oscillator is off when not generating entropy
Designed to be NIST-compliant, pseudo random-number generator seeded using hardware-generated entropy
Run-time integrity checking
SHA-256 message authentication
SHA-512 message authentication
Segmented data-gathering to support non-contiguous data blocks in memory
Support for up to four independent memory blocks
Advanced protocol support
Support for protocol-specific padding
IPsec
NXP Semiconductors
Feature summary
QorIQ LX2160A Security (SEC) Reference Manual, Rev. 0, 07/2020
Reference Manual
20 / 1266
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660
  • Page 661 661
  • Page 662 662
  • Page 663 663
  • Page 664 664
  • Page 665 665
  • Page 666 666
  • Page 667 667
  • Page 668 668
  • Page 669 669
  • Page 670 670
  • Page 671 671
  • Page 672 672
  • Page 673 673
  • Page 674 674
  • Page 675 675
  • Page 676 676
  • Page 677 677
  • Page 678 678
  • Page 679 679
  • Page 680 680
  • Page 681 681
  • Page 682 682
  • Page 683 683
  • Page 684 684
  • Page 685 685
  • Page 686 686
  • Page 687 687
  • Page 688 688
  • Page 689 689
  • Page 690 690
  • Page 691 691
  • Page 692 692
  • Page 693 693
  • Page 694 694
  • Page 695 695
  • Page 696 696
  • Page 697 697
  • Page 698 698
  • Page 699 699
  • Page 700 700
  • Page 701 701
  • Page 702 702
  • Page 703 703
  • Page 704 704
  • Page 705 705
  • Page 706 706
  • Page 707 707
  • Page 708 708
  • Page 709 709
  • Page 710 710
  • Page 711 711
  • Page 712 712
  • Page 713 713
  • Page 714 714
  • Page 715 715
  • Page 716 716
  • Page 717 717
  • Page 718 718
  • Page 719 719
  • Page 720 720
  • Page 721 721
  • Page 722 722
  • Page 723 723
  • Page 724 724
  • Page 725 725
  • Page 726 726
  • Page 727 727
  • Page 728 728
  • Page 729 729
  • Page 730 730
  • Page 731 731
  • Page 732 732
  • Page 733 733
  • Page 734 734
  • Page 735 735
  • Page 736 736
  • Page 737 737
  • Page 738 738
  • Page 739 739
  • Page 740 740
  • Page 741 741
  • Page 742 742
  • Page 743 743
  • Page 744 744
  • Page 745 745
  • Page 746 746
  • Page 747 747
  • Page 748 748
  • Page 749 749
  • Page 750 750
  • Page 751 751
  • Page 752 752
  • Page 753 753
  • Page 754 754
  • Page 755 755
  • Page 756 756
  • Page 757 757
  • Page 758 758
  • Page 759 759
  • Page 760 760
  • Page 761 761
  • Page 762 762
  • Page 763 763
  • Page 764 764
  • Page 765 765
  • Page 766 766
  • Page 767 767
  • Page 768 768
  • Page 769 769
  • Page 770 770
  • Page 771 771
  • Page 772 772
  • Page 773 773
  • Page 774 774
  • Page 775 775
  • Page 776 776
  • Page 777 777
  • Page 778 778
  • Page 779 779
  • Page 780 780
  • Page 781 781
  • Page 782 782
  • Page 783 783
  • Page 784 784
  • Page 785 785
  • Page 786 786
  • Page 787 787
  • Page 788 788
  • Page 789 789
  • Page 790 790
  • Page 791 791
  • Page 792 792
  • Page 793 793
  • Page 794 794
  • Page 795 795
  • Page 796 796
  • Page 797 797
  • Page 798 798
  • Page 799 799
  • Page 800 800
  • Page 801 801
  • Page 802 802
  • Page 803 803
  • Page 804 804
  • Page 805 805
  • Page 806 806
  • Page 807 807
  • Page 808 808
  • Page 809 809
  • Page 810 810
  • Page 811 811
  • Page 812 812
  • Page 813 813
  • Page 814 814
  • Page 815 815
  • Page 816 816
  • Page 817 817
  • Page 818 818
  • Page 819 819
  • Page 820 820
  • Page 821 821
  • Page 822 822
  • Page 823 823
  • Page 824 824
  • Page 825 825
  • Page 826 826
  • Page 827 827
  • Page 828 828
  • Page 829 829
  • Page 830 830
  • Page 831 831
  • Page 832 832
  • Page 833 833
  • Page 834 834
  • Page 835 835
  • Page 836 836
  • Page 837 837
  • Page 838 838
  • Page 839 839
  • Page 840 840
  • Page 841 841
  • Page 842 842
  • Page 843 843
  • Page 844 844
  • Page 845 845
  • Page 846 846
  • Page 847 847
  • Page 848 848
  • Page 849 849
  • Page 850 850
  • Page 851 851
  • Page 852 852
  • Page 853 853
  • Page 854 854
  • Page 855 855
  • Page 856 856
  • Page 857 857
  • Page 858 858
  • Page 859 859
  • Page 860 860
  • Page 861 861
  • Page 862 862
  • Page 863 863
  • Page 864 864
  • Page 865 865
  • Page 866 866
  • Page 867 867
  • Page 868 868
  • Page 869 869
  • Page 870 870
  • Page 871 871
  • Page 872 872
  • Page 873 873
  • Page 874 874
  • Page 875 875
  • Page 876 876
  • Page 877 877
  • Page 878 878
  • Page 879 879
  • Page 880 880
  • Page 881 881
  • Page 882 882
  • Page 883 883
  • Page 884 884
  • Page 885 885
  • Page 886 886
  • Page 887 887
  • Page 888 888
  • Page 889 889
  • Page 890 890
  • Page 891 891
  • Page 892 892
  • Page 893 893
  • Page 894 894
  • Page 895 895
  • Page 896 896
  • Page 897 897
  • Page 898 898
  • Page 899 899
  • Page 900 900
  • Page 901 901
  • Page 902 902
  • Page 903 903
  • Page 904 904
  • Page 905 905
  • Page 906 906
  • Page 907 907
  • Page 908 908
  • Page 909 909
  • Page 910 910
  • Page 911 911
  • Page 912 912
  • Page 913 913
  • Page 914 914
  • Page 915 915
  • Page 916 916
  • Page 917 917
  • Page 918 918
  • Page 919 919
  • Page 920 920
  • Page 921 921
  • Page 922 922
  • Page 923 923
  • Page 924 924
  • Page 925 925
  • Page 926 926
  • Page 927 927
  • Page 928 928
  • Page 929 929
  • Page 930 930
  • Page 931 931
  • Page 932 932
  • Page 933 933
  • Page 934 934
  • Page 935 935
  • Page 936 936
  • Page 937 937
  • Page 938 938
  • Page 939 939
  • Page 940 940
  • Page 941 941
  • Page 942 942
  • Page 943 943
  • Page 944 944
  • Page 945 945
  • Page 946 946
  • Page 947 947
  • Page 948 948
  • Page 949 949
  • Page 950 950
  • Page 951 951
  • Page 952 952
  • Page 953 953
  • Page 954 954
  • Page 955 955
  • Page 956 956
  • Page 957 957
  • Page 958 958
  • Page 959 959
  • Page 960 960
  • Page 961 961
  • Page 962 962
  • Page 963 963
  • Page 964 964
  • Page 965 965
  • Page 966 966
  • Page 967 967
  • Page 968 968
  • Page 969 969
  • Page 970 970
  • Page 971 971
  • Page 972 972
  • Page 973 973
  • Page 974 974
  • Page 975 975
  • Page 976 976
  • Page 977 977
  • Page 978 978
  • Page 979 979
  • Page 980 980
  • Page 981 981
  • Page 982 982
  • Page 983 983
  • Page 984 984
  • Page 985 985
  • Page 986 986
  • Page 987 987
  • Page 988 988
  • Page 989 989
  • Page 990 990
  • Page 991 991
  • Page 992 992
  • Page 993 993
  • Page 994 994
  • Page 995 995
  • Page 996 996
  • Page 997 997
  • Page 998 998
  • Page 999 999
  • Page 1000 1000
  • Page 1001 1001
  • Page 1002 1002
  • Page 1003 1003
  • Page 1004 1004
  • Page 1005 1005
  • Page 1006 1006
  • Page 1007 1007
  • Page 1008 1008
  • Page 1009 1009
  • Page 1010 1010
  • Page 1011 1011
  • Page 1012 1012
  • Page 1013 1013
  • Page 1014 1014
  • Page 1015 1015
  • Page 1016 1016
  • Page 1017 1017
  • Page 1018 1018
  • Page 1019 1019
  • Page 1020 1020
  • Page 1021 1021
  • Page 1022 1022
  • Page 1023 1023
  • Page 1024 1024
  • Page 1025 1025
  • Page 1026 1026
  • Page 1027 1027
  • Page 1028 1028
  • Page 1029 1029
  • Page 1030 1030
  • Page 1031 1031
  • Page 1032 1032
  • Page 1033 1033
  • Page 1034 1034
  • Page 1035 1035
  • Page 1036 1036
  • Page 1037 1037
  • Page 1038 1038
  • Page 1039 1039
  • Page 1040 1040
  • Page 1041 1041
  • Page 1042 1042
  • Page 1043 1043
  • Page 1044 1044
  • Page 1045 1045
  • Page 1046 1046
  • Page 1047 1047
  • Page 1048 1048
  • Page 1049 1049
  • Page 1050 1050
  • Page 1051 1051
  • Page 1052 1052
  • Page 1053 1053
  • Page 1054 1054
  • Page 1055 1055
  • Page 1056 1056
  • Page 1057 1057
  • Page 1058 1058
  • Page 1059 1059
  • Page 1060 1060
  • Page 1061 1061
  • Page 1062 1062
  • Page 1063 1063
  • Page 1064 1064
  • Page 1065 1065
  • Page 1066 1066
  • Page 1067 1067
  • Page 1068 1068
  • Page 1069 1069
  • Page 1070 1070
  • Page 1071 1071
  • Page 1072 1072
  • Page 1073 1073
  • Page 1074 1074
  • Page 1075 1075
  • Page 1076 1076
  • Page 1077 1077
  • Page 1078 1078
  • Page 1079 1079
  • Page 1080 1080
  • Page 1081 1081
  • Page 1082 1082
  • Page 1083 1083
  • Page 1084 1084
  • Page 1085 1085
  • Page 1086 1086
  • Page 1087 1087
  • Page 1088 1088
  • Page 1089 1089
  • Page 1090 1090
  • Page 1091 1091
  • Page 1092 1092
  • Page 1093 1093
  • Page 1094 1094
  • Page 1095 1095
  • Page 1096 1096
  • Page 1097 1097
  • Page 1098 1098
  • Page 1099 1099
  • Page 1100 1100
  • Page 1101 1101
  • Page 1102 1102
  • Page 1103 1103
  • Page 1104 1104
  • Page 1105 1105
  • Page 1106 1106
  • Page 1107 1107
  • Page 1108 1108
  • Page 1109 1109
  • Page 1110 1110
  • Page 1111 1111
  • Page 1112 1112
  • Page 1113 1113
  • Page 1114 1114
  • Page 1115 1115
  • Page 1116 1116
  • Page 1117 1117
  • Page 1118 1118
  • Page 1119 1119
  • Page 1120 1120
  • Page 1121 1121
  • Page 1122 1122
  • Page 1123 1123
  • Page 1124 1124
  • Page 1125 1125
  • Page 1126 1126
  • Page 1127 1127
  • Page 1128 1128
  • Page 1129 1129
  • Page 1130 1130
  • Page 1131 1131
  • Page 1132 1132
  • Page 1133 1133
  • Page 1134 1134
  • Page 1135 1135
  • Page 1136 1136
  • Page 1137 1137
  • Page 1138 1138
  • Page 1139 1139
  • Page 1140 1140
  • Page 1141 1141
  • Page 1142 1142
  • Page 1143 1143
  • Page 1144 1144
  • Page 1145 1145
  • Page 1146 1146
  • Page 1147 1147
  • Page 1148 1148
  • Page 1149 1149
  • Page 1150 1150
  • Page 1151 1151
  • Page 1152 1152
  • Page 1153 1153
  • Page 1154 1154
  • Page 1155 1155
  • Page 1156 1156
  • Page 1157 1157
  • Page 1158 1158
  • Page 1159 1159
  • Page 1160 1160
  • Page 1161 1161
  • Page 1162 1162
  • Page 1163 1163
  • Page 1164 1164
  • Page 1165 1165
  • Page 1166 1166
  • Page 1167 1167
  • Page 1168 1168
  • Page 1169 1169
  • Page 1170 1170
  • Page 1171 1171
  • Page 1172 1172
  • Page 1173 1173
  • Page 1174 1174
  • Page 1175 1175
  • Page 1176 1176
  • Page 1177 1177
  • Page 1178 1178
  • Page 1179 1179
  • Page 1180 1180
  • Page 1181 1181
  • Page 1182 1182
  • Page 1183 1183
  • Page 1184 1184
  • Page 1185 1185
  • Page 1186 1186
  • Page 1187 1187
  • Page 1188 1188
  • Page 1189 1189
  • Page 1190 1190
  • Page 1191 1191
  • Page 1192 1192
  • Page 1193 1193
  • Page 1194 1194
  • Page 1195 1195
  • Page 1196 1196
  • Page 1197 1197
  • Page 1198 1198
  • Page 1199 1199
  • Page 1200 1200
  • Page 1201 1201
  • Page 1202 1202
  • Page 1203 1203
  • Page 1204 1204
  • Page 1205 1205
  • Page 1206 1206
  • Page 1207 1207
  • Page 1208 1208
  • Page 1209 1209
  • Page 1210 1210
  • Page 1211 1211
  • Page 1212 1212
  • Page 1213 1213
  • Page 1214 1214
  • Page 1215 1215
  • Page 1216 1216
  • Page 1217 1217
  • Page 1218 1218
  • Page 1219 1219
  • Page 1220 1220
  • Page 1221 1221
  • Page 1222 1222
  • Page 1223 1223
  • Page 1224 1224
  • Page 1225 1225
  • Page 1226 1226
  • Page 1227 1227
  • Page 1228 1228
  • Page 1229 1229
  • Page 1230 1230
  • Page 1231 1231
  • Page 1232 1232
  • Page 1233 1233
  • Page 1234 1234
  • Page 1235 1235
  • Page 1236 1236
  • Page 1237 1237
  • Page 1238 1238
  • Page 1239 1239
  • Page 1240 1240
  • Page 1241 1241
  • Page 1242 1242
  • Page 1243 1243
  • Page 1244 1244
  • Page 1245 1245
  • Page 1246 1246
  • Page 1247 1247
  • Page 1248 1248
  • Page 1249 1249
  • Page 1250 1250
  • Page 1251 1251
  • Page 1252 1252
  • Page 1253 1253
  • Page 1254 1254
  • Page 1255 1255
  • Page 1256 1256
  • Page 1257 1257
  • Page 1258 1258
  • Page 1259 1259
  • Page 1260 1260
  • Page 1261 1261
  • Page 1262 1262
  • Page 1263 1263
  • Page 1264 1264
  • Page 1265 1265
  • Page 1266 1266

NXP Layerscape® LX2160A, LX2120A, LX2080A Processors Reference guide

Type
Reference guide

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI