NXP MCF51Jx Reference guide

Type
Reference guide
Freescale Semiconductor
Library of Macros for Optimization
Using eMAC and MAC
Programmer’s Manual
Document Number: CFLMOPM
Rev. 1.0
10/2005
Freescale Semuconductor
How to Reach Us:
Home Page:
www.freescale.com
E-mail:
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064, Japan
0120 191014 or +81 3 5437 9125
Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
Information in this document is provided solely to enable system and software
implementers to use Freescale Semiconductor products. There are no express or
implied copyright licenses granted hereunder to design or fabricate any integrated
circuits or integrated circuits based on the information in this document.
Freescale Semiconductor reserves the right to make changes without further notice to
any products herein. Freescale Semiconductor makes no warranty, representation or
guarantee regarding the suitability of its products for any particular purpose, nor does
Freescale Semiconductor assume any liability arising out of the application or use of
any product or circuit, and specifically disclaims any and all liability, including without
limitation consequential or incidental damages. “Typical” parameters that may be
provided in Freescale Semiconductor data sheets and/or specifications can and do
vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals”, must be validated for each customer
application by customer’s technical experts. Freescale Semiconductor does not
convey any license under its patent rights nor the rights of others. Freescale
Semiconductor products are not designed, intended, or authorized for use as
components in systems intended for surgical implant into the body, or other
applications intended to support or sustain life, or for any other application in which
the failure of the Freescale Semiconductor product could create a situation where
personal injury or death may occur. Should Buyer purchase or use Freescale
Semiconductor products for any such unintended or unauthorized application, Buyer
shall indemnify and hold Freescale Semiconductor and its officers, employees,
subsidiaries, affiliates, and distributors harmless against all claims, costs, damages,
and expenses, and reasonable attorney fees arising out of, directly or indirectly, any
claim of personal injury or death associated with such unintended or unauthorized
use, even if such claim alleges that Freescale Semiconductor was negligent
regarding the design or manufacture of the part.
Learn More: For more information about Freescale products, please visit
www.freescale.com.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners.
© Freescale Semiconductor, Inc. 2005. All rights reserved.
emac
Contents
Library of Macros for Optimization, Rev 1.0 iii
Freescale Semiconductor
About This Book................................................................................................. 1-1
Audience ................................................................................................................................................1-1
Organization...........................................................................................................................................1-1
Conventions ...........................................................................................................................................1-2
Definitions, Acronyms, and Abbreviations............................................................................................1-2
References..............................................................................................................................................1-2
Revision History ....................................................................................................................................1-2
Chapter 1 Overview............................................................................................ 1-3
1.1 Project Resources .....................................................................................................................1-3
1.2 Structure of the Project and Installation ...................................................................................1-4
Chapter 2 Macros for 1D Array Operations........................................................ 2-5
2.1 ARR1D_SUM_UL, ARR1D_SUM_SL...................................................................................2-5
2.2 ARR1D_ADD2_UL, ARR1D_ADD2_SL...............................................................................2-7
2.3 ARR1D_ADD3_UL, ARR1D_ADD3_SL...............................................................................2-9
2.4 ARR1D_ADDSC_UL, ARR1D_ADDSC_SL .......................................................................2-11
2.5 ARR1D_PROD_UL, ARR1D_PROD_SL.............................................................................2-13
2.6 ARR1D_MUL2_SL, ARR1D_MUL2_UL ............................................................................2-15
2.7 ARR1D_MUL3_SL, ARR1D_MUL3_UL ............................................................................2-19
2.8 ARR1D_MULSC_SL, ARR1D_MULSC_UL.......................................................................2-23
2.9 ARR1D_MAX_S, ARR1D_MAX_U ....................................................................................2-26
2.10 ARR1D_MIN_S, ARR1D_MIN_U .......................................................................................2-29
2.11 ARR1D_CAST_SWL, ARR1D_CAST_UWL ......................................................................2-31
Chapter 3 Macros for 2D Array Operations...................................................... 3-33
iv Library of Macros for Optimization, Rev 1.0
Freescale Semiconductor
3.1 ARR2D_SUM_UL, ARR2D_SUM_SL.................................................................................3-33
3.2 ARR2D_ADD2_UL, ARR2D_ADD2_SL.............................................................................3-35
3.3 ARR2D_ADD3_UL, ARR2D_ADD3_SL.............................................................................3-38
3.4 ARR2D_ADDSC_UL, ARR2D_ADDSC_SL .......................................................................3-40
3.5 ARR2D_PROD_UL, ARR2D_PROD_SL.............................................................................3-42
3.6 ARR2D_MUL2_SL, ARR2D_MUL2_UL ............................................................................3-44
3.7 ARR2D_MUL3_SL, ARR2D_MUL3_UL ............................................................................3-48
3.8 ARR2D_MULSC_SL, ARR2D_MULSC_UL.......................................................................3-52
3.9 ARR2D_MAX_S, ARR2D_MAX_U ....................................................................................3-56
3.10 ARR2D_MIN_S, ARR2D_MIN_U .......................................................................................3-59
3.11 ARR2D_CAST_SWL, ARR2D_CAST_UWL ......................................................................3-61
Chapter 4 Macros for DSP Algorithms.............................................................. 4-64
4.1 DOT_PROD_UL, DOT_PROD_SL.......................................................................................4-64
4.2 RDOT_PROD_UL, RDOT_PROD_SL .................................................................................4-66
4.3 MATR_MUL_UL, MATR_MUL_SL ...................................................................................4-67
4.4 CONV.....................................................................................................................................4-70
4.5 FIRST_DIFF...........................................................................................................................4-73
4.6 RUNN_SUM ..........................................................................................................................4-75
4.7 LPASS_1POLE_FLTR ..........................................................................................................4-77
4.8 HPASS_1POLE_FLTR..........................................................................................................4-81
4.9 LPASS_4STG_FLTR.............................................................................................................4-84
4.10 BANDPASS_FLTR................................................................................................................4-87
4.11 BANDREJECT_FLTR...........................................................................................................4-90
4.12 MOV_AVG_FLTR ................................................................................................................4-92
Chapter 5 Macros for Mathematical Functions ................................................. 5-95
Library of Macros for Optimization
, Rev 1.0 v
Freescale Semiconductor
5.1 SIN..........................................................................................................................................5-95
5.2 COS ........................................................................................................................................5-96
5.3 SIN_F .....................................................................................................................................5-97
5.4 COS_F ....................................................................................................................................5-99
5.5 MUL .....................................................................................................................................5-102
Chapter 6 QuickStart for CodeWarrior .......................................................... 6-104
6.1 Creating a new project..........................................................................................................6-104
6.2 Modifying the settings of your project .................................................................................6-105
6.3 Adding the Library of Macros..............................................................................................6-106
6.4 Using a macro.......................................................................................................................6-107
vi Library of Macros for Optimization, Rev 1.0
Freescale Semiconductor
Library of Macros for Optimization
, Rev 1.0 1-1
Freescale Semiconductor
About This Book
This programmer’s manual provides a detailed description of a set of macros used for optimizations.
The information in this book is subject to change without notice, as described in the disclaimers on the
title page. As with any technical documentation, it is the reader’s responsibility to be sure he is using the
most recent version of the documentation.
To locate any published errata or updates for this document, refer to the world-wide web at
http://www.freescale.com/coldfire.
Audience
This manual is intended for system software developers and applications programmers who want to
develop products with ColdFire processors. It is assumed that the reader understands microprocessor
system design, basic principles of software and hardware, and basic details of the ColdFire
® architecture.
Organization
This document is organized into five chapters.
Chapter 1 “Overview” includes a general description of the library of Macros.
Chapter 2 “Macros for 1D Array Operations” describes the macros used for 1D Array
operations.
Chapter 3 “Macros for 2D Array Operations” describes the macros used for 2D Array
operations.
Chapter 4 “Macros for DSP Algorithms” includes the description of several macros used
for DSP algorithms.
Chapter 5 “Macros for Mathematical Functions” includes the description of several
macros used for common mathematical operations.
Chapter 6 “QuickStart for CodeWarrior” includes a step-by-step description of how to
create a new project in CodeWarrior using the library of Macros.
1-2 Library of Macros for Optimization, Rev 1.0
Freescale Semiconductor
Conventions
This document uses the following notational conventions:
CODE Courier in box indicates code examples.
Prototypes Courier is used for code in function prototypes.
formulas Italics is used for formulas.
All source code examples are in C and Assembly.
Definitions, Acronyms, and Abbreviations
The following list defines the abbreviations used in this document.
FRAC32 Data type that represents 32-bit signed fractional value
FIXED64 Data type that represents 64-bit signed value, with 32 bits in integer part and 32
bits in fractional part
References
The following documents were referenced to write this document:
1. ColdFire Family Programmer’s Reference, Rev. 3
2. MCF5249 ColdFire User’s Manual, Rev. 0
3. MCF5282 ColdFire User’s Manual, Rev. 2.3
4.
The Scientist and Engineer’s Guide to Digital Signal Processing, Steven W. Smith, Ph.D.
California Technical Publishing (http://www.dspguide.com/ )
Revision History
The following table summarizes revisions to this manual since the previous release (Rev. 1.4).
Revision History
Revision Number Date of release Substantive Changes
1.0 10/2005 Initial Public Release
Library of Macros for Optimization
, Rev 1.0 1-3
Freescale Semiconductor
Chapter 1
Overview
The Library of Macros was designed to ensure efficient programming of the ColdFire processor by using
MAC and eMAC units where applicable.
This document is the main document describing the Library of Macros and it provides information on
each macro in the library:
“Macros Description” provides general information about a macro, including a description and its
purpose.
“Parameters Description” provides information on the invoking technique of a macro, as well as
its parameters and returned value.
“Description of Optimization” provides information on techniques that were used during macro
optimization.
1.1 Project Resources
The following resources were used in the project:
Targets
MCF5249 Evaluation board (M5249C3
)
MCF5206 Evaluation board (M5206EC3
)
MCF5282 Evaluation board (M5282EVB
)
Compilation tools
Metrowers Codewarrior for ColdFire V4.0
Metrowers Codewarrior for ColdFire V5.0
WindRiver Diab RTA 4.4b Suite
gcc 3.3.3 GNU compiler
1-4 Library of Macros for Optimization, Rev 1.0
Freescale Semiconductor
1.2 Structure of the Project and Installation
The Library of Macros has the following structure:
Figure 1-1. Structure of Macro Library
There are two main parts for the library:
The library for the eMAC unit
The library for the MAC unit
Each part has its own header file: “mac_macro.h” and “emac_macro.h,” respectively. Each part also
includes some common macros and can be logically divided in four sections:
- 1D array operations
- 2D array operations
- DSP algorithms
- Mathematical functions
To use the library of macros within your project, first of all you have to include the appropriate C header
file. Include file mac_macro.h if you use the MAC unit, or file emac_macro.h if you use the eMAC unit
in your program. To avoid macroname conflict, you shouldn't include both headers in the same program.
Moreover, there is no need to include them both, because macros for the same functions are doubled in
these headers.
Macro
emac_macro.h
mac_macro.h common
Common
headers
mac
emac
emac headers Mac headers
Folde
r
File
(
s
)
Library of Macros for Optimization
, Rev 1.0 2-5
Freescale Semiconductor
Chapter 2
Macros for 1D Array Operations
2.1 ARR1D_SUM_UL, ARR1D_SUM_SL
2.1.1 Macros Description
These macros compute the sum of the array elements of unsigned/signed values. This sum is computed
by the following formula:
=
=
1
0
size
i
i
xres
where x
i
, – element of the input vector, size – number of elements in the input vector
2.1.2 Parameters Description
Call(s):
int ARR1D_SUM_UL(unsigned long *src, int size)
int ARR1D_SUM_SL(signed long* src, int size)
Parameters:
Table 2-1 ARR1D_SUM Parameters
src in Pointer to the source vector
size in Number of elements in vector
Returns: The ARR1D_SUM macros return the unsigned/signed sum of array elements.
2-6 Library of Macros for Optimization, Rev 1.0
Freescale Semiconductor
2.1.3 Description of Optimization
С code:
for(i = 0; i < SIZE; i++)
res += arr1[i];
Optimization can be done using the following techniques:
1. Loop unrolling by four
2. Postincrement addressing mode to access input array elements
3. Descending loop organization
The following should be noticed:
The d0 register always holds the sum of array elements.
The a0 register holds the pointer to input array.
The d1 register is the counter.
Optimized code:
loop1:
add.l (a0)+,d0
add.l (a0)+,d0
add.l (a0)+,d0
add.l (a0)+,d0
subq.l #1,d1
bne loop1
2.1.4 Differences Between the ARR1D_SUM_UL and the
ARR1D_SUM_SL Macros
The type of ARR1D_SUM_UL parameters ( *src) is unsigned long.
The type of ARR1D_SUM_SL parameters ( *src) is signed long.
Library of Macros for Optimization
, Rev 1.0 2-7
Freescale Semiconductor
2.2 ARR1D_ADD2_UL, ARR1D_ADD2_SL
2.2.1 Macros Description
These macros compute the elementwise sum of two vector arrays with unsigned/signed values. The
elementwise sum is computed by the following formula:
];1,0[,,
+
=
sizeiYyXx
yxx
ii
iii
where X, Y – input vectors, x
i
, y
i
– element of the corresponding vector, size – number of elements in the
input vectors
2.2.2 Parameters Description
Call(s):
int ARR1D_ADD2_UL(unsigned long *dest, unsigned long *src, int size)
int ARR1D_ADD2_SL(signed long* dest,signed long* src, int size)
Parameters:
Table 2-2 ARR1D_ADD2 Parameters
dest in/out Pointer to the destinstion vector
src in Pointer to the source vector
size in Number of elements in vector
Returns: The ARR1D_ADD2 macro generates unsigned/signed output values, which are stored in the
array pointed to by the parameter dest.
2.2.3 Description of Optimization
С code:
for(i = 0; i < SIZE; i++)
arr_c[i] += arr1[i];
2-8 Library of Macros for Optimization, Rev 1.0
Freescale Semiconductor
Optimization can be done using the following techniques:
1. Loop unrolling by four.
2. Every four values of array dest used in each iteration are loaded with only one movem
instruction.
3. Every four values of array src used in each iteration are loaded using postincrement addressing
mode while performing additons.
4. After perfoming additions, the resulting four values in each iteration are stored with only one
movem instruction.
5. If the number of elements is not divisible by 4, the tail elements are processed in regular order.
Optimized code:
move.l size,d1
move.l d1,d2
asr.l #2,d1
beq l1
l2:
movem.l (a0),d3-d6
add.l (a1)+,d3
add.l (a1)+,d4
add.l (a1)+,d5
add.l (a1)+,d6
movem.l d3-d6,(a0)
add.l #16,a0
subq.l #1,d1
bne l2
l1:
and.l #3,d2
beq l4
l3:
move.l (a0),d3
add.l (a1)+,d3
move.l d3,(a0)+
subq.l #1,d2
bne l3
l4:
Library of Macros for Optimization
, Rev 1.0 2-9
Freescale Semiconductor
2.2.4 Differences Between the ARR1D_ADD2_UL and the
ARR1D_ADD2_SL Macros
The type of ARR1D_ADD2_UL parameters (*dest, *src) is unsigned long.
The type of ARR1D_ADD2_SL parameters (*dest, *src) is signed long.
2.3 ARR1D_ADD3_UL, ARR1D_ADD3_SL
2.3.1 Macros Description
These macros compute the elementwise sum of two vector arrays with unsigned/signed values, and store
the results to a third vector with unsigned/signed values. The elementwise sum is computed by the
formula:
];1,0[,,,
+
=
sizeiZzYyXx
yxz
iii
iii
where X, Y – input vectors, x
i
, y
i
– elements of the corresponding vectors, Z – resultant vector, z
i
– element
of vector Z, size – number of elements in the input vectors
2.3.2 Parameters Description
Call(s):
int ARR1D_ADD3_UL(unsigned long* dest, unsigned long* src1, unsigned long*
src2, int size)
int ARR1D_ADD3_SL(signed long* dest, signed long* src1, signed long* src2, int
size)
Parameters:
Table 2-3. ARR1D_ADD3 Parameters
dest in/out Pointer to the destinstion vector
src1 in Pointer to the source vector1
src2 in Pointer to the source vector2
size in Number of elements in vector
2-10 Library of Macros for Optimization, Rev 1.0
Freescale Semiconductor
Returns: The ARR1D_ADD3 macro generates unsigned/signed output values, which are stored in the
array pointed to by the parameter dest.
2.3.3 Description of Optimization
С code:
for(i = 0; i < SIZE; i++)
arr_c[i] += arr1[i];
Optimization can be done using the following techniques:
1. Loop unrolling by four.
2. Every four values of array dest used in each iteration are loaded with only one movem
instruction.
3. Every four values of array src used in each iteration are loaded using postincrement addressing
mode while performing additons.
4. After perfoming additions, the resulting four values in each iteration are stored with only one
movem instruction.
5. If the number of elements is not divisible by 4, the tail elements are processed in regular order.
Optimized code:
move.l size,d1
move.l d1,d2
asr.l #2,d1
beq l1
l2:
movem.l (a0),d3-d6
add.l (a1)+,d3
add.l (a1)+,d4
add.l (a1)+,d5
add.l (a1)+,d6
movem.l d3-d6,(a0)
add.l #16,a0
subq.l #1,d1
bne l2
Library of Macros for Optimization
, Rev 1.0 2-11
Freescale Semiconductor
l1:
and.l #3,d2
beq l4
l3:
move.l (a0),d3
add.l (a1)+,d3
move.l d3,(a0)+
subq.l #1,d2
bne l3
l4:
2.3.4 Differences Between the ARR1D_ADD3_UL and the
ARR1D_ADD3_SL Macros
The type of ARR1D_ADD3_UL parameters (*dest, *src1, *src2) is unsigned long.
The type of ARR1D_ADD3_SL parameters (*dest, *src1, *src2) is signed long.
2.4 ARR1D_ADDSC_UL, ARR1D_ADDSC_SL
2.4.1 Macros Description
This macro computes the elementwise sum of a vector array of unsigned/signed values with a scalar
unsigned/signed value. The elementwise sum is computed by the formula:
];1,0[,
+
=
sizeiXx
scalarxx
i
ii
where X – input vector, x
i
– element of vector X, scalar – variable with an unsigned/signed value, size
number of elements in the input vectors
2.4.2 Parameters Description
Call(s):
int ARR1D_ADDSC_UL(unsigned long* arr, int size, unsigned long scal)
int ARR1D_ADDSC_SL(signed long* arr, int size, signed long scal)
Parameters:
2-12 Library of Macros for Optimization, Rev 1.0
Freescale Semiconductor
Table 2-4. ARR1D_ADDSC Parameters
arr in/ou
t
Pointer to the vector
size in Number of elements in vector
scal in Scalar value
Returns: The ARR1D_ADDSC macro generates unsigned/signed output values, which are stored in the
array pointed to by the parameter arr.
2.4.3 Description of Optimization
С code:
for(i = 0; i < SIZE; i++)
arr_c[i] += scalar;
Optimization can be done using the following techniques:
1. Loop unrolling by four.
2. Every four values of array arr used in each iteration are stored using postincrement addressing
mode while performing additons.
3. If the number of elements is not divisible by 4, the tail elements are processed in regular order.
Optimized code:
move.l d1,d2
asr.l #2,d1
beq l1
l2:
add.l d0,(a0)+
add.l d0,(a0)+
add.l d0,(a0)+
add.l d0,(a0)+
subq.l #1,d1
bne l2
l1:
and.l #3,d2
beq l4
l3:
add.l d0,(a0)+
Library of Macros for Optimization
, Rev 1.0 2-13
Freescale Semiconductor
subq.l #1,d2
bne l3
l4:
2.4.4 Differences Between the ARR1D_ADDSC_UL and the
ARR1D_ADDSC_SL Macros
The type of ARR1D_ADDSC_UL parameters (*arr, scale) is unsigned long.
The type of ARR1D_ADDSC_SL parameters (*arr, scale) is signed long.
2.5 ARR1D_PROD_UL, ARR1D_PROD_SL
2.5.1 Macros Description
These macros compute the product of the vector array of unsigned/signed values. The product is
computed by the formula:
;
1
0
Xx
xres
i
sizei
i
i
=
=
=
I
where res – result value, X – input vector, x
i
– element of the X vector, size – number of elements in the
input vectors
2.5.2 Parameters Description
Call(s):
int ARR1D_PROD_UL(unsigned long *arr, int size)
int ARR1D_PROD_SL(signed long *arr, int size)
Parameters:
2-14 Library of Macros for Optimization, Rev 1.0
Freescale Semiconductor
Table 2-5. ARR1D_PROD Parameters
arr in/out Pointer to the vector
size in Number of elements in vector
Returns: The ARR1D_PROD macro generates an unsigned/signed output value, which is returned by the
macro.
2.5.3 Description of Optimization
С code:
for(i = 0; i < SIZE; i++)
res_c *= arr1[i];
Optimization can be done using the following techniques:
1. Loop unrolling by four.
2. Every four values of array arr used in each iteration are loaded using postincrement addressing
mode while performing multiplications.
3. If the number of elements is not divisible by 4, the tail elements are processed in regular order.
Optimized code:
move.l size,d1
move.l d1,d2
moveq.l #1,d0
asr.l #2,d1
beq out1
loop1:
mulu.l (a0)+,d0
mulu.l (a0)+,d0
mulu.l (a0)+,d0
mulu.l (a0)+,d0
subq.l #1,d1
bne loop1
out1:
and.l #3,d2
beq out2
loop2:
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116

NXP MCF51Jx Reference guide

Type
Reference guide

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI