NXP MC9S08QE128 Reference guide

Type
Reference guide

This manual is also suitable for

HCS08
Microcontrollers
freescale.com
M
MC9S08QE128
MC9S08QE96
MC9S08QE64
Reference Manual
MC9S08QE128RM
Rev. 2
6/2007
Related Documentation:
MC9S08QE128 (Data Sheet)
Contains pin assignments and diagrams, all electrical
specifications, and mechanical drawing outlines.
Find the most current versions of all documents at:
http://www.freescale.com
MC9S08QE128 Series Features
8-Bit HCS08 Central Processor Unit (CPU)
Up to 50.33-MHz HCS08 CPU from 3.6 V to 2.1 V, and
20-MHz CPU at 2.1 V to 1.8 V across temperature range
of –40˚C to 85˚C
HC08 instruction set with added BGND instruction
Support for up to 32 interrupt/reset sources
On-Chip Memory
Flash read/program/erase over full operating voltage and
temperature
Random-access memory (RAM)
Security circuitry to preventunauthorized access to RAM
and flash contents
Power-Saving Modes
Two very low power stop modes, one of which allows
limited use of peripherals
Reduced power wait mode
Peripheral clock enable register can disable clocks to
unused modules, thereby reducingcurrents;allows clocks
to remain enabled to specific peripherals in stop3 mode
Very low power external oscillator that can be used in
stop3 mode to provide accurate clock source to active
peripherals
Very low power real time counter for use in run, wait, and
stop modes with internal and external clock sources
•6μs typical wake up time from stop3 mode
Clock Source Options
Oscillator (XOSC) — Loop-control Pierce oscillator;
crystal or ceramic resonator range of 31.25 kHz to
38.4 kHz or 1 MHz to 16 MHz
Internal Clock Source (ICS) — Internal clock source
module containing a frequency-locked-loop (FLL)
controlled by internal or external reference; precision
trimming ofinternalreferenceallows0.2%resolutionand
2%deviationovertemperatureand voltage;supportsCPU
frequencies from 2 MHz to 50.33 MHz
System Protection
Watchdog computer operating properly (COP) reset with
option to run from dedicated 1-kHz internal clock source
or bus clock
Low-voltage detection with reset or interrupt; selectable
trip points
Illegal opcode detection with reset
Flash block protection
Development Support
Single-wire background debug interface
Breakpoint capability to allow single breakpoint setting
duringin-circuitdebugging(plustwo more breakpointsin
on-chip debug module)
On-chip in-circuit emulator (ICE) debug module
containing three comparators and nine trigger modes.
Eightdeep FIFOforstoring change-of-flowaddressesand
event-only data. Debug module supports both tag and
force breakpoints.
Peripherals
ADC 24-channel, 12-bit resolution; 2.5 μs conversion
time; automatic compare function; 1.7 mV/°C
temperature sensor; internal bandgap reference channel;
operation in stop3; fully functional from 3.6 V to 1.8 V
ACMPx — Two analog comparators with selectable
interrupt on rising, falling, or either edge of comparator
output; compare option to fixed internal bandgap
reference voltage; outputs can be optionally routed to
TPM module; operation in stop3
SCIx — Two full duplex non-return to zero (NRZ); LIN
master extended break generation; LIN slave extended
break detection; wake up on active edge
SPIx— Two serial peripheral interfaces with full-duplex
or single-wire bidirectional; double-buffered transmit and
receive; master or slave mode; MSB-first or LSB-first
shifting
IICx — Two IICs with; up to 100 kbps with maximum
bus loading; multi-master operation; programmable slave
address; interrupt driven byte-by-byte data transfer;
supports broadcast mode and 10 bit addressing
TPMx — One 6-channel (TPM3) and two 3-channel
(TPM1 and TPM2); Selectable input capture, output
compare, or buffered edge- or center-aligned PWM on
each channel
RTC — (Real-time counter) 8-bit modulus counter with
binary or decimal based prescaler; external clock source
for precise time base, time-of-day, calendar or task
scheduling functions; free running on-chip low power
oscillator (1 kHz) for cyclic wake-up without external
components; runs in all MCU modes
Input/Output
70 GPIOs and 1 input-only and 1 output only pin
16 KBI interrupts with selectable polarity
Hysteresis and configurable pull up device on all input
pins; configurable slew rate and drive strength on all
output pins.
SET/CLR registers on 16 pins (PTC and PTE)
Package Options
80-LQFP, 64-LQFP, 48-QFN, 44-QFP, 32-LQFP
I2C
Schmitt Trigger
Local Interconnect Network (LIN)
Get the latest version from freescale.com
MC9S08QE128 Reference Manual
Covers MC9S08QE128
MC9S08QE96
MC9S08QE64
MC9S08QE128RM
Rev. 2
6/2007
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
© Freescale Semiconductor, Inc., 2007. All rights reserved.
Revision History
To provide the most up-to-date information, the revision of our documents on the World Wide Web will be
the most current. Your printed copy may be an earlier revision. To verify you have the latest information
available, refer to:
http://freescale.com/
The following revision history table summarizes changes contained in this document.
Revision
Number
Revision
Date
Description of Changes
1 30 Apr 2007 Initial preliminary release
2 25 Jun 2007 Initial public release
© Freescale Semiconductor, Inc., 2007. All rights reserved.
This product incorporates SuperFlash
®
Technology licensed from SST.
MC9S08QE128 MCU Series Reference Manual, Rev. 2
Freescale Semiconductor 7
List of Chapters
Chapter 1 Device Overview..............................................................................19
Chapter 2 Pins and Connections.....................................................................25
Chapter 3 Modes of Operation.........................................................................39
Chapter 4 Memory.............................................................................................51
Chapter 5 Resets, Interrupts, and General System Control..........................89
Chapter 6 Parallel Input/Output Control........................................................111
Chapter 7 Keyboard Interrupt (S08KBIV2)....................................................139
Chapter 8 Central Processor Unit (S08CPUV4)............................................145
Chapter 9 Analog Comparator 3V (ACMPVLPV1) ........................................167
Chapter 10 Analog-to-Digital Converter (S08ADC12V1)................................175
Chapter 11 Internal Clock Source (S08ICSV3) ...............................................203
Chapter 12 Inter-Integrated Circuit (S08IICV2)...............................................217
Chapter 13 Real-Time Counter (S08RTCV1)...................................................237
Chapter 14 Serial Communications Interface (S08SCIV4).............................247
Chapter 15 Serial Peripheral Interface (S08SPIV3) ........................................267
Chapter 16 Timer/Pulse-Width Modulator (S08TPMV3).................................283
Chapter 17 Development Support ...................................................................307
Chapter 18 Debug Module (DBG) (128K).........................................................321
MC9S08QE128 MCU Series Reference Manual, Rev. 2
Freescale Semiconductor 9
Contents
Section Number Title Page
Chapter 1
Device Overview
1.1 Devices in the MC9S08QE128 Series .............................................................................................19
1.2 MCU Block Diagram ......................................................................................................................20
1.3 System Clock Distribution ..............................................................................................................23
Chapter 2
Pins and Connections
2.1 Device Pin Assignment ...................................................................................................................25
2.2 Recommended System Connections ...............................................................................................31
2.2.1 Power ................................................................................................................................33
2.2.2 Oscillator ...........................................................................................................................33
2.2.3
RESET and RSTO ............................................................................................................33
2.2.4 Background / Mode Select (BKGD/MS) ..........................................................................34
2.2.5 ADC Reference Pins (V
REFH
, V
REFL
) ..............................................................................35
2.2.6 General-Purpose I/O and Peripheral Ports ........................................................................35
Chapter 3
Modes of Operation
3.1 Introduction .....................................................................................................................................39
3.2 Features ...........................................................................................................................................39
3.3 Run Mode ........................................................................................................................................39
3.3.1 Low Power Run Mode (LPRun) .......................................................................................39
3.4 Active Background Mode ................................................................................................................41
3.5 Wait Mode .......................................................................................................................................42
3.5.1 Low Power Wait Mode (LPWait) ......................................................................................42
3.6 Stop Modes ......................................................................................................................................42
3.6.1 Stop2 Mode .......................................................................................................................43
3.6.2 Stop3 Mode .......................................................................................................................44
3.6.3 Active BDM Enabled in Stop Mode .................................................................................45
3.6.4 LVD Enabled in Stop Mode ..............................................................................................45
3.6.5 Stop modes in Low Power Run Mode ..............................................................................45
3.7 Mode Selection ................................................................................................................................45
3.7.1 On-Chip Peripheral Modules in Stop and Low Power Modes ..........................................48
Chapter 4
Memory
4.1 MC9S08QE128 Series Memory Map .............................................................................................51
4.2 Reset and Interrupt Vector Assignments .........................................................................................53
MC9S08QE128 MCU Series Reference Manual, Rev. 2
10 Freescale Semiconductor
Section Number Title Page
4.3 Register Addresses and Bit Assignments ........................................................................................55
4.4 Memory Management Unit .............................................................................................................63
4.4.1 Features .............................................................................................................................63
4.4.2 Register Definition ............................................................................................................63
4.4.3 Functional Description ......................................................................................................66
4.5 RAM ................................................................................................................................................69
4.6 Flash ................................................................................................................................................69
4.6.1 Features .............................................................................................................................70
4.6.2 Register Descriptions ........................................................................................................70
4.6.3 Functional Description ......................................................................................................77
4.6.4 Operating Modes ...............................................................................................................86
4.6.5 Flash Module Security ......................................................................................................86
4.6.6 Resets ................................................................................................................................88
Chapter 5
Resets, Interrupts, and General System Control
5.1 Introduction .....................................................................................................................................89
5.2 Features ...........................................................................................................................................89
5.3 MCU Reset ......................................................................................................................................89
5.4 Computer Operating Properly (COP) Watchdog .............................................................................90
5.5 Interrupts .........................................................................................................................................91
5.5.1 Interrupt Stack Frame .......................................................................................................92
5.5.2 External Interrupt Request (IRQ) Pin ...............................................................................92
5.5.3 Interrupt Vectors, Sources, and Local Masks ....................................................................93
5.6 Low-Voltage Detect (LVD) System ................................................................................................96
5.6.1 Power-On Reset Operation ...............................................................................................96
5.6.2 Low-Voltage Detection (LVD) Reset Operation ...............................................................96
5.6.3 Low-Voltage Detection (LVD) Interrupt Operation ..........................................................96
5.6.4 Low-Voltage Warning (LVW) Interrupt Operation ...........................................................96
5.7 Peripheral Clock Gating ..................................................................................................................96
5.8 Reset, Interrupt, and System Control Registers and Control Bits ...................................................98
5.8.1 Interrupt Pin Request Status and Control Register (IRQSC) ............................................98
5.8.2 System Reset Status Register (SRS) .................................................................................99
5.8.3 System Background Debug Force Reset Register (SBDFR) ..........................................100
5.8.4 System Options Register 1 (SOPT1) ..............................................................................101
5.8.5 System Options Register 2 (SOPT2) ..............................................................................102
5.8.6 System Device Identification Register (SDIDH, SDIDL) ..............................................103
5.8.7 System Power Management Status and Control 1 Register (SPMSC1) .........................104
5.8.8 System Power Management Status and Control 2 Register (SPMSC2) .........................105
5.8.9 System Power Management Status and Control 3 Register (SPMSC3) .........................106
5.8.10 System Clock Gating Control 1 Register (SCGC1) ........................................................107
5.8.11 System Clock Gating Control 2 Register (SCGC2) ........................................................108
MC9S08QE128 MCU Series Reference Manual, Rev. 2
Freescale Semiconductor 11
Section Number Title Page
Chapter 6
Parallel Input/Output Control
6.1 Port Data and Data Direction ........................................................................................................111
6.2 Pull-up, Slew Rate, and Drive Strength .........................................................................................112
6.2.1 Port Internal Pull-Up Enable ...........................................................................................112
6.2.2 Port Slew Rate Enable ....................................................................................................112
6.2.3 Port Drive Strength Select ...............................................................................................112
6.3 Port Data Set, Clear and Toggle Data Registers ............................................................................113
6.3.1 Port Data Set Registers ...................................................................................................114
6.3.2 Port Data Clear Registers ................................................................................................114
6.3.3 Port Data Toggle Register ...............................................................................................114
6.4 Pin Behavior in Stop Modes ..........................................................................................................114
6.5 Parallel I/O and Pin Control Registers ..........................................................................................114
6.5.1 Port A Registers ..............................................................................................................115
6.5.2 Port B Registers ..............................................................................................................117
6.5.3 Port C Registers ..............................................................................................................119
6.5.4 Port D Registers ..............................................................................................................123
6.5.5 Port E Registers ...............................................................................................................125
6.5.6 Port F Registers ...............................................................................................................129
6.5.7 Port G Registers ..............................................................................................................131
6.5.8 Port H Registers ..............................................................................................................133
6.5.9 Port J Registers ...............................................................................................................135
Chapter 7
Keyboard Interrupt (S08KBIV2)
7.1 Introduction ...................................................................................................................................139
7.1.1 KBI Clock Gating ...........................................................................................................139
7.1.2 Features ...........................................................................................................................139
7.1.3 Modes of Operation ........................................................................................................139
7.1.4 Block Diagram ................................................................................................................140
7.2 External Signal Description ..........................................................................................................140
7.3 Register Definition ........................................................................................................................141
7.3.1 KBI Interrupt Status and Control Register (KBIxSC) ....................................................141
7.3.2 KBI Interrupt Pin Select Register (KBIxPE) ..................................................................142
7.3.3 KBI Interrupt Edge Select Register (KBIxES) ...............................................................142
7.4 Functional Description ..................................................................................................................142
7.4.1 Edge Only Sensitivity .....................................................................................................143
7.4.2 Edge and Level Sensitivity ..............................................................................................143
7.4.3 Pull-Up/Pull-Down Resistors ..........................................................................................143
7.4.4 Keyboard Interrupt Initialization ....................................................................................143
MC9S08QE128 MCU Series Reference Manual, Rev. 2
12 Freescale Semiconductor
Section Number Title Page
Chapter 8
Central Processor Unit (S08CPUV4)
8.1 Introduction ...................................................................................................................................145
8.1.1 Features ...........................................................................................................................145
8.2 Programmer’s Model and CPU Registers .....................................................................................146
8.2.1 Accumulator (A) .............................................................................................................146
8.2.2 Index Register (H:X) .......................................................................................................146
8.2.3 Stack Pointer (SP) ...........................................................................................................147
8.2.4 Program Counter (PC) ....................................................................................................147
8.2.5 Condition Code Register (CCR) .....................................................................................147
8.3 Addressing Modes .........................................................................................................................149
8.3.1 Inherent Addressing Mode (INH) ...................................................................................149
8.3.2 Relative Addressing Mode (REL) ...................................................................................149
8.3.3 Immediate Addressing Mode (IMM) ..............................................................................149
8.3.4 Direct Addressing Mode (DIR) ......................................................................................150
8.3.5 Extended Addressing Mode (EXT) ................................................................................150
8.3.6 Indexed Addressing Mode ..............................................................................................150
8.4 Special Operations .........................................................................................................................151
8.4.1 Reset Sequence ...............................................................................................................151
8.4.2 Interrupt Sequence ..........................................................................................................151
8.4.3 Wait Mode Operation ......................................................................................................152
8.4.4 Stop Mode Operation ......................................................................................................152
8.4.5 BGND Instruction ...........................................................................................................153
8.5 HCS08 Instruction Set Summary ..................................................................................................155
Chapter 9
Analog Comparator 3V (ACMPVLPV1)
9.1 Introduction ...................................................................................................................................167
9.1.1 ACMP Configuration Information ..................................................................................167
9.1.2 ACMP/TPM Configuration Information .........................................................................167
9.1.3 ACMP Clock Gating .......................................................................................................167
9.1.4 Interrupt Vectors ..............................................................................................................168
9.1.5 Features ...........................................................................................................................170
9.1.6 Modes of Operation ........................................................................................................170
9.1.7 Block Diagram ................................................................................................................170
9.2 External Signal Description ..........................................................................................................171
9.3 Register Definition ........................................................................................................................171
9.3.1 ACMPx Status and Control Register (ACMPxSC) .........................................................172
9.4 Functional Description ..................................................................................................................173
MC9S08QE128 MCU Series Reference Manual, Rev. 2
Freescale Semiconductor 13
Section Number Title Page
Chapter 10
Analog-to-Digital Converter (S08ADC12V1)
10.1 Introduction ...................................................................................................................................175
10.1.1 ADC Clock Gating ..........................................................................................................175
10.1.2 Module Configurations ...................................................................................................177
10.1.3 Features ...........................................................................................................................179
10.1.4 Block Diagram ................................................................................................................179
10.2 External Signal Description ..........................................................................................................180
10.2.1 Analog Power (V
DDAD
) ..................................................................................................181
10.2.2 Analog Ground (V
SSAD
) .................................................................................................181
10.2.3 Voltage Reference High (V
REFH
) ...................................................................................181
10.2.4 Voltage Reference Low (V
REFL
) .....................................................................................181
10.2.5 Analog Channel Inputs (ADx) ........................................................................................181
10.3 Register Definition ........................................................................................................................181
10.3.1 Status and Control Register 1 (ADCSC1) ......................................................................181
10.3.2 Status and Control Register 2 (ADCSC2) ......................................................................183
10.3.3 Data Result High Register (ADCRH) .............................................................................184
10.3.4 Data Result Low Register (ADCRL) ..............................................................................184
10.3.5 Compare Value High Register (ADCCVH) ....................................................................185
10.3.6 Compare Value Low Register (ADCCVL) .....................................................................185
10.3.7 Configuration Register (ADCCFG) ................................................................................185
10.3.8 Pin Control 1 Register (APCTL1) ..................................................................................187
10.3.9 Pin Control 2 Register (APCTL2) ..................................................................................188
10.3.10Pin Control 3 Register (APCTL3) ..................................................................................189
10.4 Functional Description ..................................................................................................................190
10.4.1 Clock Select and Divide Control ....................................................................................190
10.4.2 Input Select and Pin Control ...........................................................................................191
10.4.3 Hardware Trigger ............................................................................................................191
10.4.4 Conversion Control .........................................................................................................191
10.4.5 Automatic Compare Function .........................................................................................194
10.4.6 MCU Wait Mode Operation ............................................................................................194
10.4.7 MCU Stop3 Mode Operation ..........................................................................................194
10.4.8 MCU Stop1 and Stop2 Mode Operation .........................................................................195
10.5 Initialization Information ..............................................................................................................195
10.5.1 ADC Module Initialization Example .............................................................................195
10.6 Application Information ................................................................................................................197
10.6.1 External Pins and Routing ..............................................................................................197
10.6.2 Sources of Error ..............................................................................................................199
MC9S08QE128 MCU Series Reference Manual, Rev. 2
14 Freescale Semiconductor
Section Number Title Page
Chapter 11
Internal Clock Source (S08ICSV3)
11.1 Introduction ...................................................................................................................................203
11.1.1 External Oscillator ..........................................................................................................203
11.1.2 Stop2 Mode Considerations ............................................................................................203
11.1.3 Features ...........................................................................................................................205
11.1.4 Block Diagram ................................................................................................................205
11.1.5 Modes of Operation ........................................................................................................206
11.2 External Signal Description ..........................................................................................................207
11.3 Register Definition ........................................................................................................................207
11.3.1 ICS Control Register 1 (ICSC1) .....................................................................................208
11.3.2 ICS Control Register 2 (ICSC2) .....................................................................................209
11.3.3 ICS Trim Register (ICSTRM) .........................................................................................209
11.3.4 ICS Status and Control (ICSSC) .....................................................................................210
11.4 Functional Description ..................................................................................................................212
11.4.1 Operational Modes ..........................................................................................................212
11.4.2 Mode Switching ..............................................................................................................214
11.4.3 Bus Frequency Divider ...................................................................................................215
11.4.4 Low Power Bit Usage .....................................................................................................215
11.4.5 DCO Maximum Frequency with 32.768 kHz Oscillator ................................................215
11.4.6 Internal Reference Clock ................................................................................................215
11.4.7 External Reference Clock ...............................................................................................216
11.4.8 Fixed Frequency Clock ...................................................................................................216
11.4.9 Local Clock .....................................................................................................................216
Chapter 12
Inter-Integrated Circuit (S08IICV2)
12.1 Introduction ...................................................................................................................................217
12.1.1 Module Configuration .....................................................................................................217
12.1.2 Interrupt Vectors ..............................................................................................................217
12.1.3 Features ...........................................................................................................................219
12.1.4 Modes of Operation ........................................................................................................219
12.1.5 Block Diagram ................................................................................................................220
12.2 External Signal Description ..........................................................................................................220
12.2.1 SCL — Serial Clock Line ...............................................................................................220
12.2.2 SDA — Serial Data Line ................................................................................................220
12.3 Register Definition ........................................................................................................................221
12.3.1 IIC Address Register (IICxA) .........................................................................................221
12.3.2 IIC Frequency Divider Register (IICxF) .........................................................................222
12.3.3 IIC Control Register (IICxC1) ........................................................................................224
12.3.4 IIC Status Register (IICxS) .............................................................................................225
12.3.5 IIC Data I/O Register (IICxD) ........................................................................................226
MC9S08QE128 MCU Series Reference Manual, Rev. 2
Freescale Semiconductor 15
Section Number Title Page
12.3.6 IIC Control Register 2 (IICxC2) .....................................................................................227
12.4 Functional Description ..................................................................................................................228
12.4.1 IIC Protocol .....................................................................................................................228
12.4.2 10-bit Address .................................................................................................................232
12.4.3 General Call Address ......................................................................................................233
12.5 Resets ............................................................................................................................................233
12.6 Interrupts .......................................................................................................................................233
12.6.1 Byte Transfer Interrupt ....................................................................................................233
12.6.2 Address Detect Interrupt .................................................................................................233
12.6.3 Arbitration Lost Interrupt ................................................................................................233
12.7 Initialization/Application Information ..........................................................................................235
Chapter 13
Real-Time Counter (S08RTCV1)
13.1 Introduction ...................................................................................................................................237
13.1.1 ADC Hardware Trigger ..................................................................................................237
13.1.2 RTC Clock Sources .........................................................................................................237
13.1.3 RTC Modes of Operation ................................................................................................237
13.1.4 RTC Clock Gating ...........................................................................................................237
13.1.5 Interrupt Vector ...............................................................................................................238
13.1.6 Features ...........................................................................................................................240
13.1.7 Modes of Operation ........................................................................................................240
13.1.8 Block Diagram ................................................................................................................241
13.2 External Signal Description ..........................................................................................................241
13.3 Register Definition ........................................................................................................................241
13.3.1 RTC Status and Control Register (RTCSC) ....................................................................242
13.3.2 RTC Counter Register (RTCCNT) ..................................................................................243
13.3.3 RTC Modulo Register (RTCMOD) ................................................................................243
13.4 Functional Description ..................................................................................................................244
13.4.1 RTC Operation Example .................................................................................................245
13.5 Initialization/Application Information ..........................................................................................245
Chapter 14
Serial Communications Interface (S08SCIV4)
14.1 Introduction ...................................................................................................................................247
14.1.1 SCI Clock Gating ............................................................................................................247
14.1.2 Interrupt Vectors ..............................................................................................................247
14.1.3 Features ...........................................................................................................................250
14.1.4 Modes of Operation ........................................................................................................250
14.1.5 Block Diagram ................................................................................................................251
14.2 Register Definition ........................................................................................................................253
14.2.1 SCI Baud Rate Registers (SCIxBDH, SCIxBDL) ..........................................................253
MC9S08QE128 MCU Series Reference Manual, Rev. 2
16 Freescale Semiconductor
Section Number Title Page
14.2.2 SCI Control Register 1 (SCIxC1) ...................................................................................254
14.2.3 SCI Control Register 2 (SCIxC2) ...................................................................................255
14.2.4 SCI Status Register 1 (SCIxS1) ......................................................................................256
14.2.5 SCI Status Register 2 (SCIxS2) ......................................................................................258
14.2.6 SCI Control Register 3 (SCIxC3) ...................................................................................259
14.2.7 SCI Data Register (SCIxD) .............................................................................................260
14.3 Functional Description ..................................................................................................................260
14.3.1 Baud Rate Generation .....................................................................................................260
14.3.2 Transmitter Functional Description ................................................................................261
14.3.3 Receiver Functional Description .....................................................................................262
14.3.4 Interrupts and Status Flags ..............................................................................................264
14.3.5 Additional SCI Functions ...............................................................................................265
Chapter 15
Serial Peripheral Interface (S08SPIV3)
15.1 Introduction ...................................................................................................................................267
15.1.1 SPI Clock Gating ............................................................................................................267
15.1.2 Interrupt Vector ...............................................................................................................267
15.1.3 Features ...........................................................................................................................269
15.1.4 Block Diagrams ..............................................................................................................269
15.1.5 SPI Baud Rate Generation ..............................................................................................271
15.2 External Signal Description ..........................................................................................................272
15.2.1 SPSCK — SPI Serial Clock ............................................................................................272
15.2.2 MOSI — Master Data Out, Slave Data In ......................................................................272
15.2.3 MISO — Master Data In, Slave Data Out ......................................................................272
15.2.4
SS — Slave Select ...........................................................................................................272
15.3 Modes of Operation .......................................................................................................................273
15.3.1 SPI in Stop Modes ..........................................................................................................273
15.4 Register Definition ........................................................................................................................273
15.4.1 SPI Control Register 1 (SPIxC1) ....................................................................................273
15.4.2 SPI Control Register 2 (SPIxC2) ....................................................................................274
15.4.3 SPI Baud Rate Register (SPIxBR) ..................................................................................275
15.4.4 SPI Status Register (SPIxS) ............................................................................................276
15.4.5 SPI Data Register (SPIxD) ..............................................................................................277
15.5 Functional Description ..................................................................................................................278
15.5.1 SPI Clock Formats ..........................................................................................................278
15.5.2 SPI Interrupts ..................................................................................................................281
15.5.3 Mode Fault Detection .....................................................................................................281
Chapter 16
Timer/Pulse-Width Modulator (S08TPMV3)
16.1 Introduction ...................................................................................................................................283
MC9S08QE128 MCU Series Reference Manual, Rev. 2
Freescale Semiconductor 17
Section Number Title Page
16.1.1 ACMP/TPM Configuration Information .........................................................................283
16.1.2 TPM Clock Gating ..........................................................................................................283
16.1.3 Interrupt Vector ...............................................................................................................283
16.1.4 Features ...........................................................................................................................285
16.1.5 Modes of Operation ........................................................................................................285
16.1.6 Block Diagram ................................................................................................................286
16.2 Signal Description .........................................................................................................................288
16.2.1 Detailed Signal Descriptions ...........................................................................................288
16.3 Register Definition ........................................................................................................................292
16.3.1 TPM Status and Control Register (TPMxSC) ................................................................292
16.3.2 TPM-Counter Registers (TPMxCNTH:TPMxCNTL) ....................................................293
16.3.3 TPM Counter Modulo Registers (TPMxMODH:TPMxMODL) ....................................294
16.3.4 TPM Channel n Status and Control Register (TPMxCnSC) ..........................................295
16.3.5 TPM Channel Value Registers (TPMxCnVH:TPMxCnVL) ..........................................296
16.4 Functional Description ..................................................................................................................298
16.4.1 Counter ............................................................................................................................298
16.4.2 Channel Mode Selection .................................................................................................300
16.5 Reset Overview .............................................................................................................................303
16.5.1 General ............................................................................................................................303
16.5.2 Description of Reset Operation .......................................................................................303
16.6 Interrupts .......................................................................................................................................303
16.6.1 General ............................................................................................................................303
16.6.2 Description of Interrupt Operation ..................................................................................304
Chapter 17
Development Support
17.1 Introduction ...................................................................................................................................307
17.1.1 Forcing Active Background ............................................................................................307
17.1.2 DBG Clock Gating ..........................................................................................................307
17.1.3 Module Configuration .....................................................................................................307
17.1.4 Features ...........................................................................................................................308
17.2 Background Debug Controller (BDC) ..........................................................................................308
17.2.1 BKGD Pin Description ...................................................................................................309
17.2.2 Communication Details ..................................................................................................309
17.2.3 BDC Commands .............................................................................................................313
17.2.4 BDC Hardware Breakpoint .............................................................................................315
17.3 Register Definition ........................................................................................................................315
17.3.1 BDC Registers and Control Bits .....................................................................................316
17.3.2 System Background Debug Force Reset Register (SBDFR) ..........................................318
MC9S08QE128 MCU Series Reference Manual, Rev. 2
18 Freescale Semiconductor
Section Number Title Page
Chapter 18
Debug Module (DBG) (128K)
18.1 Introduction ...................................................................................................................................321
18.1.1 Features ...........................................................................................................................321
18.1.2 Modes of Operation ........................................................................................................322
18.1.3 Block Diagram ................................................................................................................322
18.2 Signal Description .........................................................................................................................322
18.3 Memory Map and Registers ..........................................................................................................323
18.3.1 Module Memory Map .....................................................................................................323
18.3.2 324
18.3.3 Register Descriptions ......................................................................................................325
18.4 Functional Description ..................................................................................................................338
18.4.1 Comparator .....................................................................................................................338
18.4.2 Breakpoints .....................................................................................................................339
18.4.3 Trigger Selection .............................................................................................................339
18.4.4 Trigger Break Control (TBC) .........................................................................................340
18.4.5 FIFO ................................................................................................................................343
18.4.6 Interrupt Priority .............................................................................................................344
18.5 Resets ............................................................................................................................................344
18.6 Interrupts .......................................................................................................................................345
18.7 Electrical Specifications ................................................................................................................345
MC9S08QE128 MCU Series Reference Manual, Rev. 2
Freescale Semiconductor 19
Chapter 1
Device Overview
The MC9S08QE128, MC9S08QE96, and MC9S08QE64 are members of the low-cost, low-power,
high-performance HCS08 Family of 8-bit microcontroller units (MCUs). All MCUs in the family use the
enhanced HCS08 core and are available with a variety of modules, memory sizes, memory types, and
package types.
1.1 Devices in the MC9S08QE128 Series
Table 1-1 summarizes the feature set available in the MC9S08QE128 Series of MCUs.
t
Table 1-1. MC9S08QE128 Series Features by MCU and Package
Feature MC9S08QE128 MC9S08QE96 MC9S08QE64
Flash size (bytes) 131,072 98,304 65,536
RAM size (bytes) 8064 6016 4096
Pin quantity 80 64 48 44 80 64 48 44 64 48 44 32
ACMP1 yes
ACMP2 yes
ADC channels 24 22 10 10 24 22 10 10 22 10 10 10
DBG yes
ICS yes
IIC1 yes
IIC2 yes yes no no yes yes no no yes no no no
IRQ yes
KBI 16 16 16 16 16 16 16 16 16 16 16 12
Port I/O
1
1
Port I/O count doesnot include the input only PTA5/IRQ/TPM1CLK/RESET or the output
only PTA4/ACMP1O/BKGD/MS.
70 54 38 34 70 54 38 34 54 38 34 26
RTC yes
SCI1 yes
SCI2 yes
SPI1 yes
SPI2 yes
TPM1 channels 3
TPM2 channels 3
TPM3 channels 6
XOSC yes
Chapter 1 Device Overview
MC9S08QE128 MCU Series Reference Manual, Rev. 2
20 Freescale Semiconductor
1.2 MCU Block Diagram
The block diagram in Figure 1-1 shows the structure of the MC9S08QE128 Series MCU.
Chapter 1 Device Overview
MC9S08QE128 MCU Series Reference Manual, Rev. 2
Freescale Semiconductor 21
Figure 1-1. MC9S08QE128 Series Block Diagram
TPM2CH2-
TPM2CH0
TPM1CH0
TPM1CH2-
ANALOG COMPARATOR
(ACMP1)
ACMP1O
ACMP1-
ACMP1+
V
SS
V
DD
IIC MODULE (IIC1)
SERIAL PERIPHERAL
INTERFACE MODULE (SPI1)
USER FLASH
USER RAM
128K / 96K / 64K
HCS08 CORE
CPU
BDC
6-CHANNEL TIMER/PWM
MODULE (TPM3)
HCS08 SYSTEM CONTROL
RESETS AND INTERRUPTS
MODES OF OPERATION
POWER MANAGEMENT
VOLTAGE
REGULATOR
COP
IRQ
LVD
OSCILLATOR (XOSC)
RESET
V
REFL
V
REFH
8K / 6K / 4K
BKGD/MS
INTERFACE (SCI1)
SERIAL COMMUNICATIONS
MISO1
SS1
SPSCK1
3-CHANNEL TIMER/PWM
MODULE (TPM2)
REAL TIME COUNTER (RTC)
DEBUG MODULE (DBG)
IRQ
PTA3/KBI1P3/SCL1/ADP3
PTA4/ACMP1O/BKGD/MS
PTA5/IRQ/TPM1CLK/
RESET
PTA2/KBI1P2/SDA1/ADP2
PTA1/KBI1P1/TPM2CH0/ADP1/ACMP1
-
PTA0/KBI1P0/TPM1CH0/ADP0/ACMP1
+
PORT A
PTA6/TPM1CH2/ADP8
PTA7/TPM2CH2/ADP9
MOSI1
PTB3/KBI1P7/MOSI1/ADP7
PTB4/TPM2CH1/MISO1
PTB5/TPM1CH1/
SS1
PTB2/KBI1P6/SPSCK1/ADP6
PTB1/KBI1P5/TxD1/ADP5
PTB0/KBI1P4/RxD1/ADP4
PORT B
PTB6/SDA1/XTAL
PTB7/SCL1/EXTAL
PTC3/TPM3CH3
PTC4/TPM3CH4/
RSTO
PTC5/TPM3CH5/ACMP2O
PTC2/TPM3CH2
PTC1/TPM3CH1
PTC0/TPM3CH0
PORT C
PTC6/RxD2/ACMP2+
PTC7/TxD2/ACMP2-
PTD3/KBI2P3/SS2
PTD4/KBI2P4
PTD5/KBI2P5
PTD2/KBI2P2/MISO2
PTD1/KBI2P1/MOSI2
PTD0/KBI2P0/SPSCK2
PORT D
PTD6/KBI2P6
PTD7/KBI2P7
PTE3/SS1
PTE4
PTE5
PTE2/MISO1
PTE1/MOSI1
TPM2CLK
PORT E
PTE6
PTE0/TPM2CLK/SPSCK1
PTF3/ADP13
PTF4/ADP14
PTF5/ADP15
PTF2/ADP12
PTF1/ADP11
PTF0/ADP10
PORT F
PTF6/ADP16
PTF7/ADP17
PTG1
PTG2/ADP18
PTG3/ADP19
PORT G
PTG4/ADP20
PTG5/ADP21
PTG0
V
SS
V
DD
V
SSA
V
DDA
BKP
INT
ANALOG COMPARATOR
(ACMP2)
INTERFACE (SCI2)
SERIAL COMMUNICATIONS
6
TPM3CH5 -
TPM3CH0
- V
REFH
/V
REFL
internally connected to V
DDA
/V
SSA
in 48-pin and 32-pin packages
- V
DD
and V
SS
pins are each internally connected to two pads in 32-pin package
PTG6/ADP22
PTG7/ADP23
SOURCE (ICS)
INTERNAL CLOCK
RESET
PORT J
PORT H
PTJ1
PTJ2
PTJ3
PTJ4
PTJ5
PTJ0
PTJ6
PTJ7
PTH1
PTH2
PTH3
PTH4
PTH5
PTH0
PTH6/SCL2
PTH7/SDA2
IIC MODULE (IIC2)
ANALOG-TO-DIGITAL
CONVERTER (ADC)
24-CHANNEL,12-BIT
3-CHANNEL TIMER/PWM
MODULE (TPM1)
SDA2
SCL2
SERIAL PERIPHERAL
INTERFACE MODULE (SPI2)
MISO2
SS2
SPSCK2
MOSI2
EXTAL
XTAL
10
SDA1
SCL1
ACMP2-
ACMP2+
ACMP2O
RxD1
TxD1
RxD2
TxD2
TPM3CLK
3
TPM1CLK
PTE7/TPM3CLK
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345

NXP MC9S08QE128 Reference guide

Type
Reference guide
This manual is also suitable for

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI