1©2017 Integrated Device Technology, Inc. October 25, 2017
Introduction
The MicroClock evaluation board is designed to support the 5X2503 and 5L2503 MicroClock devices. The board provides a convenient
way of evaluating and configuring the MicroClock devices for the purpose of validation and measurement on all outputs.
For details of product operation, refer to the product datasheet.
Evaluation Board Overview
The MicroClock evaluation board is ready with all of the necessary components and connections to test the functionality of the
configuration. A programmed device is placed on the evaluation board ready for validation (see Figure 1).
Figure 1. Evaluation Board Overview
Table 1. MicroClock Family Products
Product Description Package
5X2503 1.8V integrated with an internal 26M crystal. 12-DFN
5L2503 1.8V using an external 26M crystal. 12-DFN
MicroClock® 5X2503 / 5L2503 Family Evaluation Board
User Manual
2©2017 Integrated Device Technology, Inc. October 25, 2017
MicroClock® 5X2503 / 5L2503 Family Evaluation Board User Manual
Table 2. Socket Evaluation Board Descriptions
Label Number Label Name Description
1 Device ID Define the evaluation board supports for 5X2503 or 5L2503.
2 Probing Nodes Test points for single-ended outputs; SE1, SE2, SE3 and Reference with
GND test points in between.
3 Power Supply Nodes Applying external power supply with 1.8V for the core and output voltage.
GND node is placed next to the VDD node.
4 26MHz Crystal Crystal with 8pF load is populated for 5L2503. For 5X2503; the crystal is
not populated.
5 Jumper A switch jumper to control OE1 function.
6LEDs
Two LED lights to indicate the OTP burn process (for more information,
see the MicroClock 5X2503 / 5L2503 Family Development Kit User
Manual).
7 SMA connector for OUT1 Additional frequency test connector using SMA for OUT1.
8 MicroClock Part MicroClock device; either 5X2503 or 5L2503.
9 SMA Connector for PPS Mode on OUT1 SMA connector for PPS mode validation.
10 Part Indication Indication for device orientation.
11 DIP Switch Used to configure the device in different modes (software mode as default
for I2C control; hardware mode as output pin control selection).
3©2017 Integrated Device Technology, Inc. October 25, 2017
MicroClock® 5X2503 / 5L2503 Family Evaluation Board User Manual
Figure 2. Evaluation Board Schematic
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
FEMALE connector FEMALE connector
BURNDONE
GND for SE
outputs
1 inch traceline on
SE1, SE2 and, SE3
Drain (Pin3) Source (Pin2)
Gate (Pin1)
Drain (Pin3) Source (Pin2)
Gate (Pin1)
GND for Power
GND for Power
GND for SE
outputs
GND for SE
outputs
Silkscreen
as VPP
SSM3J338R
SSM3J338R
Pls make sure they match to the
location of connectors from USB
board
USB P2 connectorUSB P1 connector
USB P4 connector
No populated
unless for PPS
OTP burn
AADVARK
Header Alignment:
Single pin header above
and below the center pin
of 3-pin header so that
center pin can be jumped
with the surrounding 4
pins, shown as left
VDD1P8V
GND
This device is
placed as a symbol
for for socket
REG_COMP1
VDD33
Node#3
REG_COMP
Node#1
Node#2
6V5
Socket_GND_trace
6v5_en
LED_Burn
Node#4Node#5
LED_DONE
VDD33
6V5
VDD_USB1p8_J7
VDD_USB1p8_J6
6v5_en
LED_Burn
LED_DONE
SDA_DFC0SDA_DFC0_socket
VDD_SEx_BF-FET
Note#4
VDD_External VDD_1p8_BF-FET
OE1_12
TP_SE1
SE_2_12
Pin10_Vddout2
SE_3_12
INV_OE1
SMA_OE1
SE_1_12
TP_SE3
VDD_SEx
OE1
SW2
SW1
SW3
SDA_chip
SCL_chip
OE1
OE1_12
SMA_OE1
TP_SE2
OE_R1
INV_OE1
SW3
Pin6_Vddout1
VDD_1p8
SCL_chip
SDA_chip
SW_control
SCL_AADVAR
SDA_AADVAR
VDD_1p8_BF-FET
VDD33 Pin6_Vddout1
Pin4_Vdd-Xtal
SCL_chip
SDA_chip
Pin5_Vdd-Xtal OE1_12
SE_2_12
SE_3_12
SE_1_12
Pin10_Vddout2
CLKINB/X2
CLKIN/X1X1
X2
GND
CLKIN/X1
Pin5_Vdd-Xtal
CLKINB/X2
Pin4_Vdd-Xtal
GND
GND
VDD_External_TP
VDD_1p8
VDD_SEx
OE1
VDD_1p8
VDD_SEx VDD_SEx
GND
SCL_DFC_socket
Socket_GND_trace
LED_DONE
LED_Burn
6v5_en
Title
Size Document Number R e v
Date: Sheet of
<Doc> .1
LT1317 Boost Reg
Custom
11Friday, October 20, 2017
Title
Size Document Number R e v
Date: Sheet of
<Doc> .1
LT1317 Boost Reg
Custom
11Friday, October 20, 2017
Title
Size Document Number R e v
Date: Sheet of
<Doc> .1
LT1317 Boost Reg
Custom
11Friday, October 20, 2017
R8
1.5K
12
R170
12
U3
TC7SZ125FE
2 4
5
1
D4
LED_GREEN
12
U1
5X2503
SDA
1
SCL
2
VSS3
3
VSS4
4
VDD18
5
VDDOUT1
6OUT1 7
OE1 8
OUT2 9
VDDOUT2 10
OUT3 11
VSS12 12
R34
2.2
1 2
R5
200K
1 2
GNDGND
Y1
25 MHz 8 pF_NP
4
1
2
3
JP1
Header_3Pin
R24
2.2
1 2
R33
220
12
R43
0_NP
R38 100
1 2
TP9
TP
1
C151 uF
12
R13
200K
12
C1
10 uF
12
R21
0
1 2
TP1SE3_TP
1
C1010 uF
12
TP18
R35
0
1 2
C90.1 uF
12
R42
0_NP
TP11 VDD1P8
1
C13100pF_NP
12
R160
12
R370
12
R12
33
1 2
L1
10uH
1 2
R20
0
1 2
C16
0.1 uF_NP
12
R4
33
1 2
D1
DIODE SCHOTTKY
1 2
C520.1 uF
12
R27
0
1 2
R14
0_NP
1 2
J2X
R44
0
1 2
TP12
TP
1
R39 100
1 2
LT1317B
U2
VIN 6
SHDN#
3
VC
1
GND
4SW 5
LBI
7FB 2
LBO 8
J1X
TP2
TP
1
C12
0.1 uF_NP
12
U4
MOS-P
1
2 3
TP5SE1_TP
1
R19
0_NP
1 2
R26
0
1 2
TP8
VDDSE2
1
D3
LED_RED
12
C3
1500pF
12
R1
33
1 2
R300_NP
12
C111 uF
12
C74.7pF
12
R36
10k
12
R290
12
R6
10K
12
D2
LED
12
U5
MOS-P
1
2 3
R2
33
1 2
TP17
R7
237K_1%
12
R11
0_NP
1 2
R32
220
12
TP16
J3
TE_AMP_4-175638-0
1
1
2
2
3
3
4
4
5
566
77
88
99
10 10
U6
DIP_SW8
VCC
9
VEE
10
s4 4
s3 3
s2 2
s1 1
s5 5
s6 6
s7 7
s8 8
R45
0
1 2
R9
20K
12
R40 10K
1 2
JP3
CON2
1
12
2
R3
1M_1%
1 2
FB1
BLM18AG601SN1D
1 2
R23
0
1 2
C514.7pF
12
R47
0_NP
1 2
C14100pF_NP
12
J1
TE_AMP_4-175638-0
1
1
2
2
3
3
4
4
5
566
77
88
99
10 10
R15
0_NP
1 2
JP4
Header_10Pin_NP
1
3
5
7
9
2
4
6
8
10
C2
10 uF
12
JP2
CON2
11
22
R100
12
R46
0_NP
1 2
TP3SE2_TP
1
R180
12
TP7
VDDSE1
1
J2
TE_AMP_4-175638-0
11
22
33
44
55
6
67
78
89
910
10
C54NP
12
XU1
5X2503
SDA
1
SCL
2
VSS3
3
VSS4
4
VDD18
5
VDDOUT1
6OUT1 7
OE1 8
OUT2 9
VDDOUT2 10
OUT3 11
VSS12 12
TP6
R25
0
1 2
R41 10K
1 2
C504.7pF
12
TP4
TP
1
C53NP
12
C50.1 uF
12
R28
10k
12
TP10
TP14
VP_I2C
1
TP15
L2
10uH
1 2
C40.1 uF
12
R22
0_NP
1 2
TP13
TP
1
R31
0_NP
1 2
4©2017 Integrated Device Technology, Inc. October 25, 2017
MicroClock® 5X2503 / 5L2503 Family Evaluation Board User Manual
OE1 pin on MicroClock evaluation board provides multiple functions. See the description in below (Figure 3). Note that the OTP program
pin is an additional function for the MicroClock development kit. Refer to development kit user guide for further information.
Figure 3. Jumper Setup
Termination Options
Table 3. Termination Options for Single-ended Output –1
Signal Type Series Resistor, R4
LVCMOS 33Ω
Table 4. Termination Options for Single-ended Output –2
Signal Type Series Resistor, R2
LVCMOS 33Ω
Table 5. Termination Options for Single-ended Output –3
Signal Type Series Resistor, R1
LVCMOS 33Ω
OTP Program Pin
GND Pin
Control by DIP Switch Pin
VDD Pin
5©2017 Integrated Device Technology, Inc. October 25, 2017
MicroClock® 5X2503 / 5L2503 Family Evaluation Board User Manual
Figure 4. 5X2503 Evaluation Board (Board without Crystal)
Figure 5. 5L2503 Evaluation Board (Board Populated with a 26MHz Crystal)
6©2017 Integrated Device Technology, Inc. October 25, 2017
DISCLAIMER Integrated Device Technology, Inc. (IDT) and its affiliated companies (herein referred to as “IDT”) reserve the right to modify the products and/or specifications described herein at any time,
without notice, at IDT’s sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same
way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability
of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not
convey any license under intellectual property rights of IDT or any third parties.
IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be rea-
sonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.
Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property
of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary. Integrated Device Technology, Inc.. All rights reserved.
Tech Support
www.IDT.com/go/support
Sales
1-800-345-7015 or 408-284-8200
Fax: 408-284-2775
www.IDT.com/go/sales
Corporate Headquarters
6024 Silver Creek Valley Road
San Jose, CA 95138 USA
www.IDT.com
MicroClock® 5X2503 / 5L2503 Family Evaluation Board User Manual
Revision History
Revision Date Description of Change
October 25, 2017 Initial release.
© 202 Renesas Electronics Corporation. All rights reserved.
IMPORTANT NOTICE AND DISCLAIMER
RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL
SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING
REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND
OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED,
INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible
for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3)
ensuring your application meets applicable standards, and any other safety, security, or other requirements. These
resources are subject to change without notice. Renesas grants you permission to use these resources only for
development of an application that uses Renesas products. Other reproduction or use of these resources is strictly
prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property.
Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims,
damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject
to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources
expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
('LVFODLPHURev.1.0 Mar 2020)
Corporate Headquarters Contact Information
TOYOSU FORESIA, 3-2-24 Toyosu, For further information on a product, technology, the most
Koto-ku, Tokyo 135-0061, Japan up-to-date version of a document, or your nearest sales
www.renesas.com office, please visit:
www.renesas.com/contact/
Trademarks
Renesas and the Renesas logo are trademarks of Renesas
Electronics Corporation. All trademarks and registered
trademarks are the property of their respective owners.
-
1
-
2
-
3
-
4
-
5
-
6
-
7
Ask a question and I''ll find the answer in the document
Finding information in a document is now easier with AI
Related papers
-
Renesas EVK5X2503 Operating instructions
-
-
-
-
-
-
-
-
-
