Silicon Labs EFM32TG11 Reference guide

Type
Reference guide

This manual is also suitable for

EFM32 Tiny Gecko 11 Family
Reference Manual
The EFM32 Tiny Gecko MCUs are the world’s most energy-friend-
ly microcontrollers, featuring new connectivity interfaces and user
interface features.
EFM32TG11 includes a powerful 32-bit ARM
®
Cortex
®
-M0+ and provides robust security
via a unique cryptographic hardware engine supporting AES, ECC, SHA, and True Ran-
dom Number Generator (TRNG). New features include a CAN bus controller, highly ro-
bust capacitive sensing, and LESENSE/PCNT enhancements for smart energy meters.
These features, combined with ultra-low current active mode and short wake-up time
from energy-saving modes, make EFM32TG11 microcontrollers well suited for any bat-
tery-powered application, as well as other systems requiring high performance and low-
energy consumption.
Example applications:
ENERGY FRIENDLY FEATURES
• ARM Cortex-M0+ at 48 MHz
• Ultra low energy operation
• CAN 2.0 Bus Controller
• Low energy analog peripherals: ADC,
DAC, OPAMP, Comparator, Segment LCD
• Hardware cryptographic engine supports
AES, ECC, SHA, and TRNG
• Robust capacitive touch sense
• Footprint compatible with select EFM32
packages
• 5 V tolerant I/O
• Smart energy meters
• Industrial and factory automation
• Home automation and security
• Entry-level wearables
• Personal medical devices
• IoT devices
32-bit bus
Lowest power mode with peripheral operational:
EM2 – Deep Sleep
EM1 - Sleep
EM4H - Hibernate
EM4S - Shutoff
EM0 - Active
EM3 - Stop
Core / Memory
Flash Program
Memory
RAM Memory
ARM Cortex
TM
M0+ processor with
MPU
Debug Interface
w/ MTB
LDMA
Controller
Energy Management
Brown-Out
Detector
DC-DC
Converter
Voltage
Regulator
Voltage/Temp
Monitor
Power-On Reset
Clock Management
High Frequency
RC Oscillator
Ultra Low Freq.
RC Oscillator
Low Frequency
Crystal Oscillator
Low Frequency
RC Oscillator
Auxiliary High
Freq. RC Osc.
High Frequency
Crystal Oscillator
PLL
Analog Interfaces
Low Energy LCD
Controller
Operational
Amplifier
ADC
VDAC
Analog
Comparator
Capacitive
Sensing
Backup Domain
Peripheral Reflex System
Serial Interfaces
UART
I
2
C
I/O Ports Timers and Triggers
Low Energy
Sensor IF
Timer/Counter
Low Energy Timer
Watchdog Timer
CRYOTIMER
External
Interrupts
Pin Reset
General
Purpose I/O
Pin Wakeup
Real Time Counter
and Calendar
Pulse Counter
USART
Low Energy
UART
TM
CAN
Other
CRYPTO
CRC
True Random
Number Generator
SMU
silabs.com | Building a more connected world. Rev. 1.0
Table of Contents
1. About This Document ........................... 29
1.1 Introduction...............................29
1.2 Conventions ..............................29
1.3 Related Documentation ..........................30
2. System Overview ............................. 31
2.1 Introduction...............................31
2.2 Features................................31
2.3 Block Diagram..............................33
2.4 Energy Modes..............................34
2.5 Timers ................................35
3. System Processor ............................ 36
3.1 Introduction...............................36
3.2 Features................................37
3.3 Functional Description ...........................37
3.3.1 Interrupt Operation ..........................38
3.3.2 Interrupt Request Lines (IRQ) ......................39
4. Memory and Bus System .......................... 40
4.1 Introduction...............................40
4.2 Functional Description ...........................41
4.2.1 Peripheral Non-Word Access Behavior ...................42
4.2.2 Peripheral Bit Set and Clear .......................43
4.2.3 Peripherals .............................44
4.2.4 Bus Matrix .............................45
4.3 Access to Low Energy Peripherals (Asynchronous Registers) ..............48
4.3.1 Writing ..............................49
4.3.2 Reading ..............................51
4.3.3 FREEZE Register ..........................51
4.4 Flash .................................51
4.5 SRAM ................................52
4.6 DI Page Entry Map ............................53
4.7 DI Page Entry Description ..........................55
4.7.1 CAL - CRC of DI-page and calibration temperature ...............55
4.7.2 CUSTOMINFO - Custom information ...................55
4.7.3 MEMINFO - Flash page size and misc. chip information .............56
4.7.4 UNIQUEL - Low 32 bits of device unique number ...............57
4.7.5 UNIQUEH - High 32 bits of device unique number ...............57
4.7.6 MSIZE - Flash and SRAM Memory size in kB .................57
4.7.7 PART - Part description ........................58
4.7.8 DEVINFOREV - Device information page revision ...............60
silabs.com
| Building a more connected world. Rev. 1.0 | 2
4.7.9 EMUTEMP - EMU Temperature Calibration Information .............60
4.7.10 ADC0CAL0 - ADC0 calibration register 0 ..................61
4.7.11 ADC0CAL1 - ADC0 calibration register 1 ..................62
4.7.12 ADC0CAL2 - ADC0 calibration register 2 ..................63
4.7.13 ADC0CAL3 - ADC0 calibration register 3 ..................63
4.7.14 HFRCOCAL0 - HFRCO Calibration Register (4 MHz) ..............64
4.7.15 HFRCOCAL3 - HFRCO Calibration Register (7 MHz) ..............65
4.7.16 HFRCOCAL6 - HFRCO Calibration Register (13 MHz) .............66
4.7.17 HFRCOCAL7 - HFRCO Calibration Register (16 MHz) .............67
4.7.18 HFRCOCAL8 - HFRCO Calibration Register (19 MHz) .............68
4.7.19 HFRCOCAL10 - HFRCO Calibration Register (26 MHz) .............69
4.7.20 HFRCOCAL11 - HFRCO Calibration Register (32 MHz) .............70
4.7.21 HFRCOCAL12 - HFRCO Calibration Register (38 MHz) .............71
4.7.22 HFRCOCAL13 - HFRCO Calibration Register (48 MHz) .............72
4.7.23 AUXHFRCOCAL0 - AUXHFRCO Calibration Register (4 MHz) ..........73
4.7.24 AUXHFRCOCAL3 - AUXHFRCO Calibration Register (7 MHz) ..........74
4.7.25 AUXHFRCOCAL6 - AUXHFRCO Calibration Register (13 MHz) ..........75
4.7.26 AUXHFRCOCAL7 - AUXHFRCO Calibration Register (16 MHz) ..........76
4.7.27 AUXHFRCOCAL8 - AUXHFRCO Calibration Register (19 MHz) ..........77
4.7.28 AUXHFRCOCAL10 - AUXHFRCO Calibration Register (26 MHz) .........78
4.7.29 AUXHFRCOCAL11 - AUXHFRCO Calibration Register (32 MHz) ..........79
4.7.30 AUXHFRCOCAL12 - AUXHFRCO Calibration Register (38 MHz) .........80
4.7.31 AUXHFRCOCAL13 - AUXHFRCO Calibration Register (48 MHz) .........81
4.7.32 VMONCAL0 - VMON Calibration Register 0 .................82
4.7.33 VMONCAL1 - VMON Calibration Register 1 .................83
4.7.34 VMONCAL2 - VMON Calibration Register 2 .................84
4.7.35 DCDCLNVCTRL0 - DCDC Low-noise VREF Trim Register 0 ...........85
4.7.36 DCDCLPVCTRL0 - DCDC Low-power VREF Trim Register 0 ...........85
4.7.37 DCDCLPVCTRL1 - DCDC Low-power VREF Trim Register 1 ...........86
4.7.38 DCDCLPVCTRL2 - DCDC Low-power VREF Trim Register 2 ...........87
4.7.39 DCDCLPVCTRL3 - DCDC Low-power VREF Trim Register 3 ...........88
4.7.40 DCDCLPCMPHYSSEL0 - DCDC LPCMPHYSSEL Trim Register 0 .........88
4.7.41 DCDCLPCMPHYSSEL1 - DCDC LPCMPHYSSEL Trim Register 1 .........89
4.7.42 VDAC0MAINCAL - VDAC0 Cals for Main Path ................90
4.7.43 VDAC0ALTCAL - VDAC0 Cals for Alternate Path ...............91
4.7.44 VDAC0CH1CAL - VDAC0 CH1 Error Cal ..................92
4.7.45 OPA0CAL0 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=1 .....93
4.7.46 OPA0CAL1 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=1 .....94
4.7.47 OPA0CAL2 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=1 .....95
4.7.48 OPA0CAL3 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=1 .....96
4.7.49 OPA0CAL4 - OPA0 Calibration Register for DRIVESTRENGTH 0, INCBW=0 .....97
4.7.50 OPA0CAL5 - OPA0 Calibration Register for DRIVESTRENGTH 1, INCBW=0 .....98
4.7.51 OPA0CAL6 - OPA0 Calibration Register for DRIVESTRENGTH 2, INCBW=0 .....99
4.7.52 OPA0CAL7 - OPA0 Calibration Register for DRIVESTRENGTH 3, INCBW=0 ....100
4.7.53 OPA1CAL0 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=1 ....101
4.7.54 OPA1CAL1 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=1 ....102
4.7.55 OPA1CAL2 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=1 ....103
4.7.56 OPA1CAL3 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=1 ....104
silabs.com
| Building a more connected world. Rev. 1.0 | 3
4.7.57 OPA1CAL4 - OPA1 Calibration Register for DRIVESTRENGTH 0, INCBW=0 ....105
4.7.58 OPA1CAL5 - OPA1 Calibration Register for DRIVESTRENGTH 1, INCBW=0 ....106
4.7.59 OPA1CAL6 - OPA1 Calibration Register for DRIVESTRENGTH 2, INCBW=0 ....107
4.7.60 OPA1CAL7 - OPA1 Calibration Register for DRIVESTRENGTH 3, INCBW=0 ....108
4.7.61 OPA2CAL0 - OPA2 Calibration Register for DRIVESTRENGTH 0, INCBW=1 ....109
4.7.62 OPA2CAL1 - OPA2 Calibration Register for DRIVESTRENGTH 1, INCBW=1 ....110
4.7.63 OPA2CAL2 - OPA2 Calibration Register for DRIVESTRENGTH 2, INCBW=1 ....111
4.7.64 OPA2CAL3 - OPA2 Calibration Register for DRIVESTRENGTH 3, INCBW=1 ....112
4.7.65 OPA2CAL4 - OPA2 Calibration Register for DRIVESTRENGTH 0, INCBW=0 ....113
4.7.66 OPA2CAL5 - OPA2 Calibration Register for DRIVESTRENGTH 1, INCBW=0 ....114
4.7.67 OPA2CAL6 - OPA2 Calibration Register for DRIVESTRENGTH 2, INCBW=0 ....115
4.7.68 OPA2CAL7 - OPA2 Calibration Register for DRIVESTRENGTH 3, INCBW=0 ....116
4.7.69 OPA3CAL0 - OPA3 Calibration Register for DRIVESTRENGTH 0, INCBW=1 ....117
4.7.70 OPA3CAL1 - OPA3 Calibration Register for DRIVESTRENGTH 1, INCBW=1 ....118
4.7.71 OPA3CAL2 - OPA3 Calibration Register for DRIVESTRENGTH 2, INCBW=1 ....119
4.7.72 OPA3CAL3 - OPA3 Calibration Register for DRIVESTRENGTH 3, INCBW=1 ....120
4.7.73 OPA3CAL4 - OPA3 Calibration Register for DRIVESTRENGTH 0, INCBW=0 ....121
4.7.74 OPA3CAL5 - OPA3 Calibration Register for DRIVESTRENGTH 1, INCBW=0 ....122
4.7.75 OPA3CAL6 - OPA3 Calibration Register for DRIVESTRENGTH 2, INCBW=0 ....123
4.7.76 OPA3CAL7 - OPA3 Calibration Register for DRIVESTRENGTH 3, INCBW=0 ....124
4.7.77 CSENGAINCAL - Cap Sense Gain Adjustment ...............125
5. DBG - Debug Interface ...........................126
5.1 Introduction..............................126
5.2 Features...............................126
5.3 Functional Description ..........................126
5.3.1 Debug Pins............................127
5.3.2 Debug and EM2 DeepSleep/EM3 Stop ..................127
5.3.3 Authentication Access Point ......................127
5.3.4 Debug Lock ...........................128
5.3.5 AAP Lock ............................128
5.3.6 Debugger Reads of Actionable Registers .................129
5.3.7 Debug Recovery ..........................129
5.4 Register Map .............................129
5.5 Register Description ...........................130
5.5.1 AAP_CMD - Command Register ....................130
5.5.2 AAP_CMDKEY - Command Key Register .................130
5.5.3 AAP_STATUS - Status Register ....................131
5.5.4 AAP_CTRL - Control Register .....................131
5.5.5 AAP_CRCCMD - CRC Command Register ................132
5.5.6 AAP_CRCSTATUS - CRC Status Register .................132
5.5.7 AAP_CRCADDR - CRC Address Register .................133
5.5.8 AAP_CRCRESULT - CRC Result Register .................133
5.5.9 AAP_IDR - AAP Identification Register ..................134
6. MSC - Memory System Controller ......................135
6.1 Introduction..............................135
silabs.com
| Building a more connected world. Rev. 1.0 | 4
6.2 Features...............................136
6.3 Functional Description ..........................137
6.3.1 User Data (UD) Page Description ....................137
6.3.2 Lock Bits (LB) Page Description.....................138
6.3.3 Device Information (DI) Page .....................138
6.3.4 Bootloader ............................139
6.3.5 Post-reset Behavior .........................139
6.3.6 Flash Startup ...........................139
6.3.7 Wait-states ............................139
6.3.8 Instruction Cache..........................141
6.3.9 Low Voltage Flash Read .......................142
6.3.10 Erase and Write Operations......................142
6.4 Register Map .............................143
6.5 Register Description ...........................144
6.5.1 MSC_CTRL - Memory System Control Register ...............144
6.5.2 MSC_READCTRL - Read Control Register ................145
6.5.3 MSC_WRITECTRL - Write Control Register ................146
6.5.4 MSC_WRITECMD - Write Command Register ...............147
6.5.5 MSC_ADDRB - Page Erase/Write Address Buffer ..............148
6.5.6 MSC_WDATA - Write Data Register ...................148
6.5.7 MSC_STATUS - Status Register ....................149
6.5.8 MSC_IF - Interrupt Flag Register ....................150
6.5.9 MSC_IFS - Interrupt Flag Set Register ..................151
6.5.10 MSC_IFC - Interrupt Flag Clear Register .................152
6.5.11 MSC_IEN - Interrupt Enable Register ..................153
6.5.12 MSC_LOCK - Configuration Lock Register ................154
6.5.13 MSC_CACHECMD - Flash Cache Command Register ............155
6.5.14 MSC_CACHEHITS - Cache Hits Performance Counter ............155
6.5.15 MSC_CACHEMISSES - Cache Misses Performance Counter ..........156
6.5.16 MSC_MASSLOCK - Mass Erase Lock Register ..............157
6.5.17 MSC_IRQLATENCY - Irq Latency Register ................158
6.5.18 MSC_STARTUP - Startup Control ...................159
6.5.19 MSC_CMD - Command Register ...................160
6.5.20 MSC_BOOTLOADERCTRL - Bootloader Read and Write Enable, Write Once Register . 160
6.5.21 MSC_AAPUNLOCKCMD - Software Unlock AAP Command Register .......161
6.5.22 MSC_CACHECONFIG0 - Cache Configuration Register 0 ...........162
7. LDMA - Linked DMA Controller........................163
7.1 Introduction..............................163
7.1.1 Features ............................164
7.2 Block Diagram.............................165
7.3 Functional Description ..........................166
7.3.1 Channel Descriptor .........................166
7.3.2 Channel Configuration ........................171
7.3.3 Channel Select Configuration .....................171
7.3.4 Starting a Transfer .........................171
7.3.5 Managing Transfer Errors .......................172
silabs.com
| Building a more connected world. Rev. 1.0 | 5
7.3.6 Arbitration ............................172
7.3.7 Channel Descriptor Data Structure ....................174
7.3.8 Interaction With the EMU .......................178
7.3.9 Interrupts ............................178
7.3.10 Debugging ...........................178
7.4 Examples ..............................178
7.4.1 Single Direct Register DMA Transfer ...................179
7.4.2 Descriptor Linked List ........................180
7.4.3 Single Descriptor Looped Transfer ....................182
7.4.4 Descriptor List With Looping ......................183
7.4.5 Simple Inter-Channel Synchronization...................184
7.4.6 2D Copy.............................186
7.4.7 Ping-Pong ............................188
7.4.8 Scatter-Gather ..........................189
7.5 Register Map .............................190
7.6 Register Description ...........................191
7.6.1 LDMA_CTRL - DMA Control Register ..................191
7.6.2 LDMA_STATUS - DMA Status Register ..................192
7.6.3 LDMA_SYNC - DMA Synchronization Trigger Register (Single-Cycle RMW) .....193
7.6.4 LDMA_CHEN - DMA Channel Enable Register (Single-Cycle RMW) ........193
7.6.5 LDMA_CHBUSY - DMA Channel Busy Register ...............194
7.6.6 LDMA_CHDONE - DMA Channel Linking Done Register (Single-Cycle RMW) .....194
7.6.7 LDMA_DBGHALT - DMA Channel Debug Halt Register ............195
7.6.8 LDMA_SWREQ - DMA Channel Software Transfer Request Register ........195
7.6.9 LDMA_REQDIS - DMA Channel Request Disable Register ...........196
7.6.10 LDMA_REQPEND - DMA Channel Requests Pending Register .........196
7.6.11 LDMA_LINKLOAD - DMA Channel Link Load Register ............197
7.6.12 LDMA_REQCLEAR - DMA Channel Request Clear Register ..........197
7.6.13 LDMA_IF - Interrupt Flag Register ...................198
7.6.14 LDMA_IFS - Interrupt Flag Set Register .................198
7.6.15 LDMA_IFC - Interrupt Flag Clear Register ................199
7.6.16 LDMA_IEN - Interrupt Enable Register .................199
7.6.17 LDMA_CHx_REQSEL - Channel Peripheral Request Select Register .......200
7.6.18 LDMA_CHx_CFG - Channel Configuration Register .............204
7.6.19 LDMA_CHx_LOOP - Channel Loop Counter Register ............205
7.6.20 LDMA_CHx_CTRL - Channel Descriptor Control Word Register .........206
7.6.21 LDMA_CHx_SRC - Channel Descriptor Source Data Address Register ......209
7.6.22 LDMA_CHx_DST - Channel Descriptor Destination Data Address Register .....209
7.6.23 LDMA_CHx_LINK - Channel Descriptor Link Structure Address Register ......210
8. RMU - Reset Management Unit ........................211
8.1 Introduction..............................211
8.2 Features...............................211
8.3 Functional Description ..........................212
8.3.1 Reset Levels ...........................213
8.3.2 RMU_RSTCAUSE Register ......................214
8.3.3 Power-On Reset (POR) .......................215
silabs.com
| Building a more connected world. Rev. 1.0 | 6
8.3.4 Brown-Out Detector (BOD) ......................215
8.3.5 RESETn Pin Reset .........................216
8.3.6 Watchdog Reset ..........................216
8.3.7 Lockup Reset ...........................216
8.3.8 System Reset Request ........................216
8.3.9 Reset State ...........................216
8.3.10 Register Reset Signals .......................216
8.4 Register Map .............................218
8.5 Register Description ...........................219
8.5.1 RMU_CTRL - Control Register .....................219
8.5.2 RMU_RSTCAUSE - Reset Cause Register ................221
8.5.3 RMU_CMD - Command Register ....................222
8.5.4 RMU_RST - Reset Control Register ...................222
8.5.5 RMU_LOCK - Configuration Lock Register .................223
9. EMU - Energy Management Unit .......................224
9.1 Introduction..............................224
9.2 Features...............................225
9.3 Functional Description ..........................226
9.3.1 Energy Modes...........................227
9.3.2 Entering Low Energy Modes ......................231
9.3.3 Exiting a Low Energy Mode ......................233
9.3.4 Power Configurations ........................234
9.3.5 DC-to-DC Interface .........................238
9.3.6 Analog Peripheral Power Selection....................239
9.3.7 Digital LDO Power Selection ......................240
9.3.8 IOVDD Connection .........................240
9.3.9 Voltage Scaling ..........................240
9.3.10 EM2/EM3 Peripheral Retention Disable ..................242
9.3.11 Brown Out Detector (BOD) ......................242
9.3.12 Voltage Monitor (VMON) .......................243
9.3.13 Powering Off SRAM Blocks ......................244
9.3.14 Temperature Sensor ........................244
9.3.15 Registers latched in EM4 ......................245
9.3.16 Register Resets..........................245
9.3.17 Backup Power Domain .......................246
9.4 Register Map .............................249
9.5 Register Description ...........................251
9.5.1 EMU_CTRL - Control Register .....................251
9.5.2 EMU_STATUS - Status Register ....................253
9.5.3 EMU_LOCK - Configuration Lock Register .................255
9.5.4 EMU_RAM0CTRL - Memory Control Register ...............256
9.5.5 EMU_CMD - Command Register ....................257
9.5.6 EMU_EM4CTRL - EM4 Control Register .................258
9.5.7 EMU_TEMPLIMITS - Temperature Limits for Interrupt Generation .........259
9.5.8 EMU_TEMP - Value of Last Temperature Measurement ............259
9.5.9 EMU_IF - Interrupt Flag Register ....................260
silabs.com
| Building a more connected world. Rev. 1.0 | 7
9.5.10 EMU_IFS - Interrupt Flag Set Register ..................262
9.5.11 EMU_IFC - Interrupt Flag Clear Register .................264
9.5.12 EMU_IEN - Interrupt Enable Register ..................267
9.5.13 EMU_PWRLOCK - Regulator and Supply Lock Register ...........269
9.5.14 EMU_PWRCTRL - Power Control Register ................270
9.5.15 EMU_DCDCCTRL - DCDC Control ...................271
9.5.16 EMU_DCDCMISCCTRL - DCDC Miscellaneous Control Register ........272
9.5.17 EMU_DCDCZDETCTRL - DCDC Power Train NFET Zero Current Detector Control Register
................................274
9.5.18 EMU_DCDCCLIMCTRL - DCDC Power Train PFET Current Limiter Control Register ..275
9.5.19 EMU_DCDCLNCOMPCTRL - DCDC Low Noise Compensator Control Register ...276
9.5.20 EMU_DCDCLNVCTRL - DCDC Low Noise Voltage Register ..........277
9.5.21 EMU_DCDCLPVCTRL - DCDC Low Power Voltage Register ..........278
9.5.22 EMU_DCDCLPCTRL - DCDC Low Power Control Register ..........279
9.5.23 EMU_DCDCLNFREQCTRL - DCDC Low Noise Controller Frequency Control ....280
9.5.24 EMU_DCDCSYNC - DCDC Read Status Register ..............280
9.5.25 EMU_VMONAVDDCTRL - VMON AVDD Channel Control ...........281
9.5.26 EMU_VMONALTAVDDCTRL - Alternate VMON AVDD Channel Control ......282
9.5.27 EMU_VMONDVDDCTRL - VMON DVDD Channel Control ...........283
9.5.28 EMU_VMONIO0CTRL - VMON IOVDD0 Channel Control ...........284
9.5.29 EMU_VMONBUVDDCTRL - VMON BUVDD Channel Control ..........285
9.5.30 EMU_BUCTRL - Backup Power Configuration Register ............286
9.5.31 EMU_DCDCLPEM01CFG - Configuration Bits for Low Power Mode to Be Applied During
EM01, This Field is Only Relevant If LP Mode is Used in EM01 ...........288
9.5.32 EMU_EM23PERNORETAINCMD - Clears Corresponding Bits in EM23PERNORETAINSTA-
TUS Unlocking Access to Peripheral ....................289
9.5.33 EMU_EM23PERNORETAINSTATUS - Status Indicating If Peripherals Were Powered Down in
EM23, Subsequently Locking Access to It ..................291
9.5.34 EMU_EM23PERNORETAINCTRL - When Set Corresponding Peripherals May Get Powered
Down in EM23 ...........................293
10. CMU - Clock Management Unit .......................295
10.1 Introduction .............................295
10.2 Features ..............................295
10.3 Functional Description .........................296
10.3.1 System Clocks ..........................298
10.3.2 Oscillators ...........................303
10.3.3 Configuration for Operating Frequencies .................320
10.3.4 Energy Modes ..........................321
10.3.5 Clock Output on a Pin........................322
10.3.6 Clock Input From a Pin .......................322
10.3.7 Clock Output on PRS ........................322
10.3.8 Error Handling ..........................322
10.3.9 Interrupts ............................322
10.3.10 Wake-up ............................323
10.3.11 Protection ...........................323
10.3.12 Digital Phase-Locked Loop .....................323
10.4 Register Map.............................325
silabs.com
| Building a more connected world. Rev. 1.0 | 8
10.5 Register Description ..........................327
10.5.1 CMU_CTRL - CMU Control Register ..................327
10.5.2 CMU_HFRCOCTRL - HFRCO Control Register ..............329
10.5.3 CMU_AUXHFRCOCTRL - AUXHFRCO Control Register ...........331
10.5.4 CMU_LFRCOCTRL - LFRCO Control Register ...............332
10.5.5 CMU_HFXOCTRL - HFXO Control Register ................334
10.5.6 CMU_HFXOCTRL1 - HFXO Control 1 ..................336
10.5.7 CMU_HFXOSTARTUPCTRL - HFXO Startup Control ............337
10.5.8 CMU_HFXOSTEADYSTATECTRL - HFXO Steady State Control .........338
10.5.9 CMU_HFXOTIMEOUTCTRL - HFXO Timeout Control ............339
10.5.10 CMU_LFXOCTRL - LFXO Control Register ...............341
10.5.11 CMU_DPLLCTRL - DPLL Control Register ................343
10.5.12 CMU_DPLLCTRL1 - DPLL Control Register ...............344
10.5.13 CMU_CALCTRL - Calibration Control Register ..............345
10.5.14 CMU_CALCNT - Calibration Counter Register ..............347
10.5.15 CMU_OSCENCMD - Oscillator Enable/Disable Command Register .......348
10.5.16 CMU_CMD - Command Register ...................349
10.5.17 CMU_DBGCLKSEL - Debug Trace Clock Select ..............350
10.5.18 CMU_HFCLKSEL - High Frequency Clock Select Command Register ......350
10.5.19 CMU_LFACLKSEL - Low Frequency A Clock Select Register .........351
10.5.20 CMU_LFBCLKSEL - Low Frequency B Clock Select Register .........351
10.5.21 CMU_LFECLKSEL - Low Frequency E Clock Select Register .........352
10.5.22 CMU_STATUS - Status Register ...................353
10.5.23 CMU_HFCLKSTATUS - HFCLK Status Register ..............355
10.5.24 CMU_HFXOTRIMSTATUS - HFXO Trim Status ..............356
10.5.25 CMU_IF - Interrupt Flag Register ...................357
10.5.26 CMU_IFS - Interrupt Flag Set Register .................359
10.5.27 CMU_IFC - Interrupt Flag Clear Register ................361
10.5.28 CMU_IEN - Interrupt Enable Register .................363
10.5.29 CMU_HFBUSCLKEN0 - High Frequency Bus Clock Enable Register 0 ......365
10.5.30 CMU_HFPERCLKEN0 - High Frequency Peripheral Clock Enable Register 0 ....366
10.5.31 CMU_HFPERCLKEN1 - High Frequency Peripheral Clock Enable Register 1 ....367
10.5.32 CMU_LFACLKEN0 - Low Frequency a Clock Enable Register 0 (Async Reg) ....368
10.5.33 CMU_LFBCLKEN0 - Low Frequency B Clock Enable Register 0 (Async Reg) ....368
10.5.34 CMU_LFECLKEN0 - Low Frequency E Clock Enable Register 0 (Async Reg) ....369
10.5.35 CMU_HFPRESC - High Frequency Clock Prescaler Register .........370
10.5.36 CMU_HFBUSPRESC - High Frequency Bus Clock Prescaler Register ......371
10.5.37 CMU_HFCOREPRESC - High Frequency Core Clock Prescaler Register .....371
10.5.38 CMU_HFPERPRESC - High Frequency Peripheral Clock Prescaler Register ....372
10.5.39 CMU_HFEXPPRESC - High Frequency Export Clock Prescaler Register .....372
10.5.40 CMU_HFPERPRESCB - High Frequency Peripheral Clock Prescaler B Register ...373
10.5.41 CMU_HFPERPRESCC - High Frequency Peripheral Clock Prescaler C Register ...373
10.5.42 CMU_LFAPRESC0 - Low Frequency a Prescaler Register 0 (Async Reg) .....374
10.5.43 CMU_LFBPRESC0 - Low Frequency B Prescaler Register 0 (Async Reg) .....376
10.5.44 CMU_LFEPRESC0 - Low Frequency E Prescaler Register 0 (Async Reg) .....377
10.5.45 CMU_SYNCBUSY - Synchronization Busy Register .............378
10.5.46 CMU_FREEZE - Freeze Register ...................381
10.5.47 CMU_PCNTCTRL - PCNT Control Register ...............382
silabs.com
| Building a more connected world. Rev. 1.0 | 9
10.5.48 CMU_ADCCTRL - ADC Control Register ................383
10.5.49 CMU_ROUTEPEN - I/O Routing Pin Enable Register ............384
10.5.50 CMU_ROUTELOC0 - I/O Routing Location Register ............385
10.5.51 CMU_ROUTELOC1 - I/O Routing Location Register ............386
10.5.52 CMU_LOCK - Configuration Lock Register ................387
10.5.53 CMU_HFRCOSS - HFRCO Spread Spectrum Register ...........388
11. SMU - Security Management Unit ......................389
11.1 Introduction .............................389
11.2 Features ..............................389
11.3 Functional Description..........................390
11.3.1 PPU - Peripheral Protection Unit ....................390
11.3.2 Programming Model ........................391
11.4 Register Map .............................392
11.5 Register Description ..........................393
11.5.1 SMU_IF - Interrupt Flag Register ...................393
11.5.2 SMU_IFS - Interrupt Flag Set Register ..................393
11.5.3 SMU_IFC - Interrupt Flag Clear Register .................394
11.5.4 SMU_IEN - Interrupt Enable Register ..................394
11.5.5 SMU_PPUCTRL - PPU Control Register .................395
11.5.6 SMU_PPUPATD0 - PPU Privilege Access Type Descriptor 0 ..........396
11.5.7 SMU_PPUPATD1 - PPU Privilege Access Type Descriptor 1 ..........398
11.5.8 SMU_PPUFS - PPU Fault Status ...................399
12. RTCC - Real Time Counter and Calendar ...................401
12.1 Introduction .............................401
12.2 Features ..............................401
12.3 Functional Description .........................402
12.3.1 Counter ............................403
12.3.2 Capture/Compare Channels .....................407
12.3.3 Interrupts and PRS Output ......................409
12.3.4 Energy Mode Availability .......................410
12.3.5 Register Lock ..........................410
12.3.6 Oscillator Failure Detection ......................410
12.3.7 Retention Registers ........................410
12.3.8 Timestamp ...........................410
12.3.9 Debug Session ..........................410
12.4 Register Map.............................411
12.5 Register Description ..........................412
12.5.1 RTCC_CTRL - Control Register (Async Reg) ...............412
12.5.2 RTCC_PRECNT - Pre-Counter Value Register (Async Reg) ..........414
12.5.3 RTCC_CNT - Counter Value Register (Async Reg) .............414
12.5.4 RTCC_COMBCNT - Combined Pre-Counter and Counter Value Register ......415
12.5.5 RTCC_TIME - Time of Day Register (Async Reg) ..............416
12.5.6 RTCC_DATE - Date Register (Async Reg) ................417
12.5.7 RTCC_IF - RTCC Interrupt Flags ...................418
silabs.com
| Building a more connected world. Rev. 1.0 | 10
12.5.8 RTCC_IFS - Interrupt Flag Set Register .................419
12.5.9 RTCC_IFC - Interrupt Flag Clear Register ................420
12.5.10 RTCC_IEN - Interrupt Enable Register .................421
12.5.11 RTCC_STATUS - Status Register ...................422
12.5.12 RTCC_CMD - Command Register ...................422
12.5.13 RTCC_SYNCBUSY - Synchronization Busy Register ............423
12.5.14 RTCC_POWERDOWN - Retention RAM Power-down Register (Async Reg) ....423
12.5.15 RTCC_LOCK - Configuration Lock Register (Async Reg) ...........424
12.5.16 RTCC_EM4WUEN - Wake Up Enable .................424
12.5.17 RTCC_CCx_CTRL - CC Channel Control Register (Async Reg) ........425
12.5.18 RTCC_CCx_CCV - Capture/Compare Value Register (Async Reg) ........427
12.5.19 RTCC_CCx_TIME - Capture/Compare Time Register (Async Reg) ........428
12.5.20 RTCC_CCx_DATE - Capture/Compare Date Register (Async Reg) .......429
12.5.21 RTCC_RETx_REG - Retention Register .................429
13. WDOG - Watchdog Timer .........................430
13.1 Introduction .............................430
13.2 Features ..............................430
13.3 Functional Description .........................430
13.3.1 Clock Source ..........................431
13.3.2 Debug Functionality ........................431
13.3.3 Energy Mode Handling .......................431
13.3.4 Register Access..........................431
13.3.5 Warning Interrupt .........................431
13.3.6 Window Interrupt .........................432
13.3.7 PRS as Watchdog Clear .......................433
13.3.8 PRS Rising Edge Monitoring .....................433
13.4 Register Map.............................434
13.5 Register Description ..........................435
13.5.1 WDOG_CTRL - Control Register (Async Reg) ...............435
13.5.2 WDOG_CMD - Command Register (Async Reg) ..............438
13.5.3 WDOG_SYNCBUSY - Synchronization Busy Register ............439
13.5.4 WDOGn_PCHx_PRSCTRL - PRS Control Register (Async Reg) .........440
13.5.5 WDOG_IF - Watchdog Interrupt Flags ..................441
13.5.6 WDOG_IFS - Interrupt Flag Set Register .................442
13.5.7 WDOG_IFC - Interrupt Flag Clear Register ................443
13.5.8 WDOG_IEN - Interrupt Enable Register .................444
14. PRS - Peripheral Reflex System .......................445
14.1 Introduction .............................445
14.2 Features ..............................445
14.3 Functional Description .........................446
14.3.1 Channel Functions .........................446
14.3.2 Producers............................447
14.3.3 Consumers ...........................448
14.3.4 Event on PRS ..........................449
14.3.5 DMA Request on PRS .......................449
silabs.com
| Building a more connected world. Rev. 1.0 | 11
14.3.6 Example ............................450
14.4 Register Map.............................450
14.5 Register Description ..........................451
14.5.1 PRS_SWPULSE - Software Pulse Register ................451
14.5.2 PRS_SWLEVEL - Software Level Register ................452
14.5.3 PRS_ROUTEPEN - I/O Routing Pin Enable Register .............453
14.5.4 PRS_ROUTELOC0 - I/O Routing Location Register .............454
14.5.5 PRS_ROUTELOC1 - I/O Routing Location Register .............456
14.5.6 PRS_CTRL - Control Register ....................457
14.5.7 PRS_DMAREQ0 - DMA Request 0 Register ................458
14.5.8 PRS_DMAREQ1 - DMA Request 1 Register ................459
14.5.9 PRS_PEEK - PRS Channel Values ...................460
14.5.10 PRS_CHx_CTRL - Channel Control Register ...............461
14.5.11 PRS_TRACECTRL - MTB Trace Control Register .............468
15. LCD - Liquid Crystal Display Driver .....................470
15.1 Introduction .............................470
15.2 Features ..............................470
15.3 Functional Description .........................471
15.3.1 Power Supply ..........................471
15.3.2 LCD Driver Enable .........................471
15.3.3 LCD Frame Rate and Power Reduction ..................472
15.3.4 Multiplexing, Bias, and Wave Settings ..................473
15.3.5 LCD Contrast ..........................475
15.3.6 Voltage Levels and Mode Selection ...................475
15.3.7 Frame Rate ...........................475
15.3.8 Data Update ...........................476
15.3.9 Direct Segment Control (DSC) .....................477
15.3.10 Frame Counter (FC) ........................478
15.3.11 LCD Interrupt ..........................478
15.3.12 Blink, Blank, and Animation Features ..................478
15.3.13 LCD in Low Energy Modes .....................481
15.3.14 Register Access .........................481
15.3.15 Waveform Examples........................481
15.4 Register Map.............................502
15.5 Register Description ..........................503
15.5.1 LCD_CTRL - Control Register (Async Reg) ................503
15.5.2 LCD_DISPCTRL - Display Control Register ................504
15.5.3 LCD_SEGEN - Segment Enable Register ................506
15.5.4 LCD_BACTRL - Blink and Animation Control Register (Async Reg) ........507
15.5.5 LCD_STATUS - Status Register ....................509
15.5.6 LCD_AREGA - Animation Register a (Async Reg) ..............509
15.5.7 LCD_AREGB - Animation Register B (Async Reg) ..............510
15.5.8 LCD_IF - Interrupt Flag Register ....................510
15.5.9 LCD_IFS - Interrupt Flag Set Register ..................510
15.5.10 LCD_IFC - Interrupt Flag Clear Register .................511
15.5.11 LCD_IEN - Interrupt Enable Register ..................511
silabs.com
| Building a more connected world. Rev. 1.0 | 12
15.5.12 LCD_BIASCTRL - Analog BIAS Control .................512
15.5.13 LCD_SEGD0L - Segment Data Low Register 0 (Async Reg) ..........512
15.5.14 LCD_SEGD1L - Segment Data Low Register 1 (Async Reg) ..........513
15.5.15 LCD_SEGD2L - Segment Data Low Register 2 (Async Reg) ..........513
15.5.16 LCD_SEGD3L - Segment Data Low Register 3 (Async Reg) ..........514
15.5.17 LCD_SEGD0H - Segment Data High Register 0 (Async Reg) .........514
15.5.18 LCD_SEGD1H - Segment Data High Register 1 (Async Reg) .........515
15.5.19 LCD_SEGD2H - Segment Data High Register 2 (Async Reg) .........515
15.5.20 LCD_SEGD3H - Segment Data High Register 3 (Async Reg) .........516
15.5.21 LCD_SEGD4L - Segment Data Low Register 4 (Async Reg) ..........516
15.5.22 LCD_SEGD5L - Segment Data Low Register 5 (Async Reg) ..........517
15.5.23 LCD_SEGD6L - Segment Data Low Register 6 (Async Reg) ..........517
15.5.24 LCD_SEGD7L - Segment Data Low Register 7 (Async Reg) ..........518
15.5.25 LCD_SEGD4H - Segment Data High Register 4 (Async Reg) .........518
15.5.26 LCD_SEGD5H - Segment Data High Register 5 (Async Reg) .........519
15.5.27 LCD_SEGD6H - Segment Data High Register 6 (Async Reg) .........519
15.5.28 LCD_SEGD7H - Segment Data High Register 7 (Async Reg) .........520
15.5.29 LCD_FREEZE - Freeze Register ...................521
15.5.30 LCD_SYNCBUSY - Synchronization Busy Register .............522
15.5.31 LCD_FRAMERATE - Frame Rate ...................523
15.5.32 LCD_SEGEN2 - Segment Enable (32 to 39) ...............524
16. PCNT - Pulse Counter ..........................525
16.1 Introduction .............................525
16.2 Features ..............................525
16.3 Functional Description .........................526
16.3.1 Pulse Counter Modes ........................526
16.3.2 Hysteresis ...........................533
16.3.3 Auxiliary Counter .........................534
16.3.4 Triggered Compare and Clear .....................535
16.3.5 Register Access..........................536
16.3.6 Clock Sources ..........................536
16.3.7 Input Filter ...........................536
16.3.8 Edge Polarity ..........................536
16.3.9 PRS and PCNTn_S0IN,PCNTn_S1IN Inputs ................537
16.3.10 Interrupts ...........................537
16.3.11 Cascading Pulse Counters......................539
16.4 Register Map.............................540
16.5 Register Description ..........................541
16.5.1 PCNTn_CTRL - Control Register (Async Reg) ...............541
16.5.2 PCNTn_CMD - Command Register (Async Reg) ..............544
16.5.3 PCNTn_STATUS - Status Register ...................545
16.5.4 PCNTn_CNT - Counter Value Register .................545
16.5.5 PCNTn_TOP - Top Value Register ...................546
16.5.6 PCNTn_TOPB - Top Value Buffer Register (Async Reg) ............546
16.5.7 PCNTn_IF - Interrupt Flag Register ...................547
16.5.8 PCNTn_IFS - Interrupt Flag Set Register .................548
silabs.com
| Building a more connected world. Rev. 1.0 | 13
16.5.9 PCNTn_IFC - Interrupt Flag Clear Register ................549
16.5.10 PCNTn_IEN - Interrupt Enable Register .................550
16.5.11 PCNTn_ROUTELOC0 - I/O Routing Location Register ............551
16.5.12 PCNTn_FREEZE - Freeze Register ..................552
16.5.13 PCNTn_SYNCBUSY - Synchronization Busy Register ............552
16.5.14 PCNTn_AUXCNT - Auxiliary Counter Value Register ............553
16.5.15 PCNTn_INPUT - PCNT Input Register .................554
16.5.16 PCNTn_OVSCFG - Oversampling Config Register (Async Reg) ........555
17. I2C - Inter-Integrated Circuit Interface.....................556
17.1 Introduction .............................556
17.2 Features ..............................556
17.3 Functional Description .........................557
17.3.1 I2C-Bus Overview .........................558
17.3.2 Enable and Reset .........................562
17.3.3 Safely Disabling and Changing Slave Configuration..............562
17.3.4 Clock Generation .........................562
17.3.5 Arbitration............................563
17.3.6 Buffers .............................563
17.3.7 Master Operation .........................565
17.3.8 Bus States ...........................573
17.3.9 Slave Operation .........................573
17.3.10 Transfer Automation ........................577
17.3.11 Using 10-bit Addresses .......................578
17.3.12 Error Handling ..........................578
17.3.13 DMA Support ..........................580
17.3.14 Interrupts ...........................580
17.3.15 Wake-up ............................580
17.4 Register Map.............................581
17.5 Register Description ..........................582
17.5.1 I2Cn_CTRL - Control Register ....................582
17.5.2 I2Cn_CMD - Command Register ...................585
17.5.3 I2Cn_STATE - State Register .....................586
17.5.4 I2Cn_STATUS - Status Register ....................587
17.5.5 I2Cn_CLKDIV - Clock Division Register .................588
17.5.6 I2Cn_SADDR - Slave Address Register .................588
17.5.7 I2Cn_SADDRMASK - Slave Address Mask Register .............589
17.5.8 I2Cn_RXDATA - Receive Buffer Data Register (Actionable Reads) ........589
17.5.9 I2Cn_RXDOUBLE - Receive Buffer Double Data Register (Actionable Reads) ....590
17.5.10 I2Cn_RXDATAP - Receive Buffer Data Peek Register ............590
17.5.11 I2Cn_RXDOUBLEP - Receive Buffer Double Data Peek Register ........591
17.5.12 I2Cn_TXDATA - Transmit Buffer Data Register ..............591
17.5.13 I2Cn_TXDOUBLE - Transmit Buffer Double Data Register ..........592
17.5.14 I2Cn_IF - Interrupt Flag Register ...................593
17.5.15 I2Cn_IFS - Interrupt Flag Set Register .................595
17.5.16 I2Cn_IFC - Interrupt Flag Clear Register ................597
17.5.17 I2Cn_IEN - Interrupt Enable Register ..................599
silabs.com
| Building a more connected world. Rev. 1.0 | 14
17.5.18 I2Cn_ROUTEPEN - I/O Routing Pin Enable Register ............600
17.5.19 I2Cn_ROUTELOC0 - I/O Routing Location Register .............601
18. USART - Universal Synchronous Asynchronous Receiver/Transmitter ........602
18.1 Introduction .............................602
18.2 Features ..............................603
18.3 Functional Description .........................604
18.3.1 Modes of Operation ........................605
18.3.2 Asynchronous Operation.......................605
18.3.3 Synchronous Operation .......................622
18.3.4 Hardware Flow Control .......................629
18.3.5 Debug Halt ...........................629
18.3.6 PRS-triggered Transmissions .....................629
18.3.7 PRS RX Input ..........................629
18.3.8 PRS CLK Input ..........................630
18.3.9 DMA Support ..........................630
18.3.10 Timer .............................631
18.3.11 Interrupts ...........................636
18.3.12 IrDA Modulator/ Demodulator.....................637
18.4 Register Map.............................638
18.5 Register Description ..........................639
18.5.1 USARTn_CTRL - Control Register ...................639
18.5.2 USARTn_FRAME - USART Frame Format Register .............644
18.5.3 USARTn_TRIGCTRL - USART Trigger Control Register ............646
18.5.4 USARTn_CMD - Command Register ..................648
18.5.5 USARTn_STATUS - USART Status Register ...............649
18.5.6 USARTn_CLKDIV - Clock Control Register ................650
18.5.7 USARTn_RXDATAX - RX Buffer Data Extended Register (Actionable Reads) ....651
18.5.8 USARTn_RXDATA - RX Buffer Data Register (Actionable Reads) ........651
18.5.9 USARTn_RXDOUBLEX - RX Buffer Double Data Extended Register (Actionable Reads) 652
18.5.10 USARTn_RXDOUBLE - RX FIFO Double Data Register (Actionable Reads) ....653
18.5.11 USARTn_RXDATAXP - RX Buffer Data Extended Peek Register ........653
18.5.12 USARTn_RXDOUBLEXP - RX Buffer Double Data Extended Peek Register ....654
18.5.13 USARTn_TXDATAX - TX Buffer Data Extended Register ...........655
18.5.14 USARTn_TXDATA - TX Buffer Data Register ...............656
18.5.15 USARTn_TXDOUBLEX - TX Buffer Double Data Extended Register .......657
18.5.16 USARTn_TXDOUBLE - TX Buffer Double Data Register ...........658
18.5.17 USARTn_IF - Interrupt Flag Register ..................659
18.5.18 USARTn_IFS - Interrupt Flag Set Register ................661
18.5.19 USARTn_IFC - Interrupt Flag Clear Register ...............663
18.5.20 USARTn_IEN - Interrupt Enable Register ................665
18.5.21 USARTn_IRCTRL - IrDA Control Register ................667
18.5.22 USARTn_INPUT - USART Input Register ................669
18.5.23 USARTn_I2SCTRL - I2S Control Register ................671
18.5.24 USARTn_TIMING - Timing Register ..................673
18.5.25 USARTn_CTRLX - Control Register Extended ..............675
18.5.26 USARTn_TIMECMP0 - Used to Generate Interrupts and Various Delays ......676
silabs.com
| Building a more connected world. Rev. 1.0 | 15
18.5.27 USARTn_TIMECMP1 - Used to Generate Interrupts and Various Delays ......678
18.5.28 USARTn_TIMECMP2 - Used to Generate Interrupts and Various Delays ......680
18.5.29 USARTn_ROUTEPEN - I/O Routing Pin Enable Register ...........682
18.5.30 USARTn_ROUTELOC0 - I/O Routing Location Register ...........684
18.5.31 USARTn_ROUTELOC1 - I/O Routing Location Register ...........686
19. UART - Universal Asynchronous Receiver/ Transmitter ..............687
19.1 Introduction .............................687
19.2 Features ..............................688
19.3 Functional Description .........................688
19.4 Register Map.............................688
19.5 Register Description ..........................688
20. LEUART - Low Energy Universal Asynchronous Receiver/Transmitter ........689
20.1 Introduction .............................689
20.2 Features ..............................690
20.3 Functional Description .........................691
20.3.1 Frame Format ..........................692
20.3.2 Clock Source ..........................692
20.3.3 Clock Generation .........................693
20.3.4 Data Transmission .........................693
20.3.5 Data Reception ..........................695
20.3.6 Loopback ............................698
20.3.7 Half Duplex Communication .....................698
20.3.8 Transmission Delay ........................699
20.3.9 PRS RX Input ..........................699
20.3.10 DMA Support ..........................700
20.3.11 Pulse Generator/ Pulse Extender ...................700
20.3.12 Register Access .........................701
20.4 Register Map.............................701
20.5 Register Description ..........................702
20.5.1 LEUARTn_CTRL - Control Register (Async Reg) ..............702
20.5.2 LEUARTn_CMD - Command Register (Async Reg) .............705
20.5.3 LEUARTn_STATUS - Status Register ..................706
20.5.4 LEUARTn_CLKDIV - Clock Control Register (Async Reg) ...........707
20.5.5 LEUARTn_STARTFRAME - Start Frame Register (Async Reg) .........707
20.5.6 LEUARTn_SIGFRAME - Signal Frame Register (Async Reg) ..........708
20.5.7 LEUARTn_RXDATAX - Receive Buffer Data Extended Register (Actionable Reads) ..708
20.5.8 LEUARTn_RXDATA - Receive Buffer Data Register (Actionable Reads) ......709
20.5.9 LEUARTn_RXDATAXP - Receive Buffer Data Extended Peek Register ......709
20.5.10 LEUARTn_TXDATAX - Transmit Buffer Data Extended Register (Async Reg) ....710
20.5.11 LEUARTn_TXDATA - Transmit Buffer Data Register (Async Reg) ........711
20.5.12 LEUARTn_IF - Interrupt Flag Register .................712
20.5.13 LEUARTn_IFS - Interrupt Flag Set Register ...............713
20.5.14 LEUARTn_IFC - Interrupt Flag Clear Register ...............714
20.5.15 LEUARTn_IEN - Interrupt Enable Register ................715
silabs.com
| Building a more connected world. Rev. 1.0 | 16
20.5.16 LEUARTn_PULSECTRL - Pulse Control Register (Async Reg) .........716
20.5.17 LEUARTn_FREEZE - Freeze Register .................717
20.5.18 LEUARTn_SYNCBUSY - Synchronization Busy Register ...........718
20.5.19 LEUARTn_ROUTEPEN - I/O Routing Pin Enable Register ..........719
20.5.20 LEUARTn_ROUTELOC0 - I/O Routing Location Register ...........720
20.5.21 LEUARTn_INPUT - LEUART Input Register ...............721
21. TIMER/WTIMER - Timer/Counter .......................722
21.1 Introduction .............................722
21.2 Features ..............................723
21.3 Functional Description .........................724
21.3.1 Counter Modes ..........................724
21.3.2 Compare/Capture Channels .....................730
21.3.3 Dead-Time Insertion Unit.......................740
21.3.4 Debug Mode ...........................744
21.3.5 Interrupts, DMA and PRS Output ....................744
21.3.6 GPIO Input/Output .........................744
21.4 Register Map.............................745
21.5 Register Description ..........................746
21.5.1 TIMERn_CTRL - Control Register ...................746
21.5.2 TIMERn_CMD - Command Register ..................749
21.5.3 TIMERn_STATUS - Status Register ..................750
21.5.4 TIMERn_IF - Interrupt Flag Register ..................753
21.5.5 TIMERn_IFS - Interrupt Flag Set Register ................754
21.5.6 TIMERn_IFC - Interrupt Flag Clear Register ................755
21.5.7 TIMERn_IEN - Interrupt Enable Register .................757
21.5.8 TIMERn_TOP - Counter Top Value Register ................758
21.5.9 TIMERn_TOPB - Counter Top Value Buffer Register .............758
21.5.10 TIMERn_CNT - Counter Value Register .................759
21.5.11 TIMERn_LOCK - TIMER Configuration Lock Register ............759
21.5.12 TIMERn_ROUTEPEN - I/O Routing Pin Enable Register ...........760
21.5.13 TIMERn_ROUTELOC0 - I/O Routing Location Register ...........761
21.5.14 TIMERn_ROUTELOC2 - I/O Routing Location Register ...........763
21.5.15 TIMERn_CCx_CTRL - CC Channel Control Register ............765
21.5.16 TIMERn_CCx_CCV - CC Channel Value Register (Actionable Reads) ......768
21.5.17 TIMERn_CCx_CCVP - CC Channel Value Peek Register ...........768
21.5.18 TIMERn_CCx_CCVB - CC Channel Buffer Register .............769
21.5.19 TIMERn_DTCTRL - DTI Control Register ................770
21.5.20 TIMERn_DTTIME - DTI Time Control Register ..............772
21.5.21 TIMERn_DTFC - DTI Fault Configuration Register .............774
21.5.22 TIMERn_DTOGEN - DTI Output Generation Enable Register .........776
21.5.23 TIMERn_DTFAULT - DTI Fault Register .................777
21.5.24 TIMERn_DTFAULTC - DTI Fault Clear Register ..............778
21.5.25 TIMERn_DTLOCK - DTI Configuration Lock Register ............779
22. LETIMER - Low Energy Timer ........................780
22.1 Introduction .............................780
silabs.com
| Building a more connected world. Rev. 1.0 | 17
22.2 Features ..............................780
22.3 Functional Description .........................781
22.3.1 Timer .............................781
22.3.2 Compare Registers ........................781
22.3.3 Top Value ............................782
22.3.4 Underflow Output Action .......................788
22.3.5 PRS Output ...........................790
22.3.6 Examples ............................790
22.3.7 Register Access..........................793
22.4 Register Map.............................794
22.5 Register Description ..........................795
22.5.1 LETIMERn_CTRL - Control Register (Async Reg) ..............795
22.5.2 LETIMERn_CMD - Command Register .................797
22.5.3 LETIMERn_STATUS - Status Register ..................797
22.5.4 LETIMERn_CNT - Counter Value Register ................798
22.5.5 LETIMERn_COMP0 - Compare Value Register 0 (Async Reg) .........798
22.5.6 LETIMERn_COMP1 - Compare Value Register 1 (Async Reg) .........799
22.5.7 LETIMERn_REP0 - Repeat Counter Register 0 (Async Reg) ..........799
22.5.8 LETIMERn_REP1 - Repeat Counter Register 1 (Async Reg) ..........800
22.5.9 LETIMERn_IF - Interrupt Flag Register .................800
22.5.10 LETIMERn_IFS - Interrupt Flag Set Register ...............801
22.5.11 LETIMERn_IFC - Interrupt Flag Clear Register ..............802
22.5.12 LETIMERn_IEN - Interrupt Enable Register ...............803
22.5.13 LETIMERn_SYNCBUSY - Synchronization Busy Register ..........803
22.5.14 LETIMERn_ROUTEPEN - I/O Routing Pin Enable Register ..........804
22.5.15 LETIMERn_ROUTELOC0 - I/O Routing Location Register ..........805
22.5.16 LETIMERn_PRSSEL - PRS Input Select Register .............806
23. CRYOTIMER - Ultra Low Energy Timer/Counter .................809
23.1 Introduction .............................809
23.2 Features ..............................809
23.3 Functional Description .........................809
23.3.1 Block Diagram ..........................810
23.3.2 Operation ............................811
23.3.3 Debug Mode ...........................811
23.3.4 Energy Mode Availability .......................811
23.4 Register Map.............................812
23.5 Register Description ..........................813
23.5.1 CRYOTIMER_CTRL - Control Register .................813
23.5.2 CRYOTIMER_PERIODSEL - Interrupt Duration ..............815
23.5.3 CRYOTIMER_CNT - Counter Value ..................816
23.5.4 CRYOTIMER_EM4WUEN - Wake Up Enable ...............816
23.5.5 CRYOTIMER_IF - Interrupt Flag Register .................817
23.5.6 CRYOTIMER_IFS - Interrupt Flag Set Register ...............817
23.5.7 CRYOTIMER_IFC - Interrupt Flag Clear Register ..............818
23.5.8 CRYOTIMER_IEN - Interrupt Enable Register ...............818
silabs.com
| Building a more connected world. Rev. 1.0 | 18
24. VDAC - Digital to Analog Converter .....................819
24.1 Introduction .............................819
24.2 Features ..............................820
24.3 Functional Description .........................820
24.3.1 Power Supply ..........................821
24.3.2 I/O Pin Considerations .......................821
24.3.3 Enabling and Disabling a Channel ...................821
24.3.4 Conversions ...........................822
24.3.5 Reference Selection ........................822
24.3.6 Warmup Time and Initial Conversion ...................823
24.3.7 Analog Output ..........................823
24.3.8 Output Mode ...........................823
24.3.9 Async Mode ...........................824
24.3.10 Refresh Timer ..........................824
24.3.11 Clock Prescaling .........................824
24.3.12 High Speed ...........................824
24.3.13 Sine Generation Mode .......................825
24.3.14 Interrupt Flags ..........................825
24.3.15 PRS Outputs ..........................826
24.3.16 DMA Request ..........................826
24.3.17 LESENSE Trigger Mode ......................826
24.3.18 Opamps ............................826
24.3.19 Calibration ...........................826
24.3.20 Warmup Mode ..........................827
24.4 Register Map.............................828
24.5 Register Description ..........................829
24.5.1 VDACn_CTRL - Control Register ...................829
24.5.2 VDACn_STATUS - Status Register ...................832
24.5.3 VDACn_CH0CTRL - Channel 0 Control Register ..............834
24.5.4 VDACn_CH1CTRL - Channel 1 Control Register ..............836
24.5.5 VDACn_CMD - Command Register ...................838
24.5.6 VDACn_IF - Interrupt Flag Register ...................839
24.5.7 VDACn_IFS - Interrupt Flag Set Register .................841
24.5.8 VDACn_IFC - Interrupt Flag Clear Register ................843
24.5.9 VDACn_IEN - Interrupt Enable Register .................845
24.5.10 VDACn_CH0DATA - Channel 0 Data Register ...............847
24.5.11 VDACn_CH1DATA - Channel 1 Data Register ...............847
24.5.12 VDACn_COMBDATA - Combined Data Register ..............848
24.5.13 VDACn_CAL - Calibration Register ..................849
24.5.14 VDACn_OPAx_APORTREQ - Operational Amplifier APORT Request Status Register . 850
24.5.15 VDACn_OPAx_APORTCONFLICT - Operational Amplifier APORT Conflict Status Register
................................851
24.5.16 VDACn_OPAx_CTRL - Operational Amplifier Control Register .........852
24.5.17 VDACn_OPAx_TIMER - Operational Amplifier Timer Control Register ......855
24.5.18 VDACn_OPAx_MUX - Operational Amplifier Mux Configuration Register ......856
24.5.19 VDACn_OPAx_OUT - Operational Amplifier Output Configuration Register .....859
24.5.20 VDACn_OPAx_CAL - Operational Amplifier Calibration Register ........861
silabs.com
| Building a more connected world. Rev. 1.0 | 19
25. OPAMP - Operational Amplifier .......................863
25.1 Introduction .............................863
25.2 Features ..............................863
25.3 Functional Description .........................864
25.3.1 Opamp Configuration........................865
25.3.2 Interrupts and PRS Output ......................868
25.3.3 APORT Request and Conflict Status ...................868
25.3.4 Opamp Modes ..........................868
25.3.5 Opamp VDAC Combination ......................875
25.4 Register Map.............................876
25.5 Register Description ..........................876
26. ACMP - Analog Comparator ........................877
26.1 Introduction .............................877
26.2 Features ..............................878
26.3 Functional Description .........................879
26.3.1 Power Supply ..........................879
26.3.2 Warm-up Time ..........................880
26.3.3 Response Time .........................880
26.3.4 Hysteresis ...........................881
26.3.5 Input Pin Considerations .......................882
26.3.6 Input Selection ..........................882
26.3.7 Capacitive Sense Mode ......................883
26.3.8 Interrupts and PRS Output ......................885
26.3.9 Output to GPIO .........................885
26.3.10 APORT Conflicts ........................885
26.3.11 Supply Voltage Monitoring .....................885
26.3.12 External Override Interface .....................886
26.4 Register Map.............................886
26.5 Register Description ..........................887
26.5.1 ACMPn_CTRL - Control Register ...................887
26.5.2 ACMPn_INPUTSEL - Input Selection Register ...............890
26.5.3 ACMPn_STATUS - Status Register ...................895
26.5.4 ACMPn_IF - Interrupt Flag Register ..................896
26.5.5 ACMPn_IFS - Interrupt Flag Set Register .................896
26.5.6 ACMPn_IFC - Interrupt Flag Clear Register ................897
26.5.7 ACMPn_IEN - Interrupt Enable Register .................898
26.5.8 ACMPn_APORTREQ - APORT Request Status Register ...........899
26.5.9 ACMPn_APORTCONFLICT - APORT Conflict Status Register .........900
26.5.10 ACMPn_HYSTERESIS0 - Hysteresis 0 Register ..............902
26.5.11 ACMPn_HYSTERESIS1 - Hysteresis 1 Register ..............903
26.5.12 ACMPn_ROUTEPEN - I/O Routing Pine Enable Register ...........904
26.5.13 ACMPn_ROUTELOC0 - I/O Routing Location Register ............904
26.5.14 ACMPn_EXTIFCTRL - External Override Interface Control ..........905
27. ADC - Analog to Digital Converter ......................907
silabs.com
| Building a more connected world. Rev. 1.0 | 20
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660
  • Page 661 661
  • Page 662 662
  • Page 663 663
  • Page 664 664
  • Page 665 665
  • Page 666 666
  • Page 667 667
  • Page 668 668
  • Page 669 669
  • Page 670 670
  • Page 671 671
  • Page 672 672
  • Page 673 673
  • Page 674 674
  • Page 675 675
  • Page 676 676
  • Page 677 677
  • Page 678 678
  • Page 679 679
  • Page 680 680
  • Page 681 681
  • Page 682 682
  • Page 683 683
  • Page 684 684
  • Page 685 685
  • Page 686 686
  • Page 687 687
  • Page 688 688
  • Page 689 689
  • Page 690 690
  • Page 691 691
  • Page 692 692
  • Page 693 693
  • Page 694 694
  • Page 695 695
  • Page 696 696
  • Page 697 697
  • Page 698 698
  • Page 699 699
  • Page 700 700
  • Page 701 701
  • Page 702 702
  • Page 703 703
  • Page 704 704
  • Page 705 705
  • Page 706 706
  • Page 707 707
  • Page 708 708
  • Page 709 709
  • Page 710 710
  • Page 711 711
  • Page 712 712
  • Page 713 713
  • Page 714 714
  • Page 715 715
  • Page 716 716
  • Page 717 717
  • Page 718 718
  • Page 719 719
  • Page 720 720
  • Page 721 721
  • Page 722 722
  • Page 723 723
  • Page 724 724
  • Page 725 725
  • Page 726 726
  • Page 727 727
  • Page 728 728
  • Page 729 729
  • Page 730 730
  • Page 731 731
  • Page 732 732
  • Page 733 733
  • Page 734 734
  • Page 735 735
  • Page 736 736
  • Page 737 737
  • Page 738 738
  • Page 739 739
  • Page 740 740
  • Page 741 741
  • Page 742 742
  • Page 743 743
  • Page 744 744
  • Page 745 745
  • Page 746 746
  • Page 747 747
  • Page 748 748
  • Page 749 749
  • Page 750 750
  • Page 751 751
  • Page 752 752
  • Page 753 753
  • Page 754 754
  • Page 755 755
  • Page 756 756
  • Page 757 757
  • Page 758 758
  • Page 759 759
  • Page 760 760
  • Page 761 761
  • Page 762 762
  • Page 763 763
  • Page 764 764
  • Page 765 765
  • Page 766 766
  • Page 767 767
  • Page 768 768
  • Page 769 769
  • Page 770 770
  • Page 771 771
  • Page 772 772
  • Page 773 773
  • Page 774 774
  • Page 775 775
  • Page 776 776
  • Page 777 777
  • Page 778 778
  • Page 779 779
  • Page 780 780
  • Page 781 781
  • Page 782 782
  • Page 783 783
  • Page 784 784
  • Page 785 785
  • Page 786 786
  • Page 787 787
  • Page 788 788
  • Page 789 789
  • Page 790 790
  • Page 791 791
  • Page 792 792
  • Page 793 793
  • Page 794 794
  • Page 795 795
  • Page 796 796
  • Page 797 797
  • Page 798 798
  • Page 799 799
  • Page 800 800
  • Page 801 801
  • Page 802 802
  • Page 803 803
  • Page 804 804
  • Page 805 805
  • Page 806 806
  • Page 807 807
  • Page 808 808
  • Page 809 809
  • Page 810 810
  • Page 811 811
  • Page 812 812
  • Page 813 813
  • Page 814 814
  • Page 815 815
  • Page 816 816
  • Page 817 817
  • Page 818 818
  • Page 819 819
  • Page 820 820
  • Page 821 821
  • Page 822 822
  • Page 823 823
  • Page 824 824
  • Page 825 825
  • Page 826 826
  • Page 827 827
  • Page 828 828
  • Page 829 829
  • Page 830 830
  • Page 831 831
  • Page 832 832
  • Page 833 833
  • Page 834 834
  • Page 835 835
  • Page 836 836
  • Page 837 837
  • Page 838 838
  • Page 839 839
  • Page 840 840
  • Page 841 841
  • Page 842 842
  • Page 843 843
  • Page 844 844
  • Page 845 845
  • Page 846 846
  • Page 847 847
  • Page 848 848
  • Page 849 849
  • Page 850 850
  • Page 851 851
  • Page 852 852
  • Page 853 853
  • Page 854 854
  • Page 855 855
  • Page 856 856
  • Page 857 857
  • Page 858 858
  • Page 859 859
  • Page 860 860
  • Page 861 861
  • Page 862 862
  • Page 863 863
  • Page 864 864
  • Page 865 865
  • Page 866 866
  • Page 867 867
  • Page 868 868
  • Page 869 869
  • Page 870 870
  • Page 871 871
  • Page 872 872
  • Page 873 873
  • Page 874 874
  • Page 875 875
  • Page 876 876
  • Page 877 877
  • Page 878 878
  • Page 879 879
  • Page 880 880
  • Page 881 881
  • Page 882 882
  • Page 883 883
  • Page 884 884
  • Page 885 885
  • Page 886 886
  • Page 887 887
  • Page 888 888
  • Page 889 889
  • Page 890 890
  • Page 891 891
  • Page 892 892
  • Page 893 893
  • Page 894 894
  • Page 895 895
  • Page 896 896
  • Page 897 897
  • Page 898 898
  • Page 899 899
  • Page 900 900
  • Page 901 901
  • Page 902 902
  • Page 903 903
  • Page 904 904
  • Page 905 905
  • Page 906 906
  • Page 907 907
  • Page 908 908
  • Page 909 909
  • Page 910 910
  • Page 911 911
  • Page 912 912
  • Page 913 913
  • Page 914 914
  • Page 915 915
  • Page 916 916
  • Page 917 917
  • Page 918 918
  • Page 919 919
  • Page 920 920
  • Page 921 921
  • Page 922 922
  • Page 923 923
  • Page 924 924
  • Page 925 925
  • Page 926 926
  • Page 927 927
  • Page 928 928
  • Page 929 929
  • Page 930 930
  • Page 931 931
  • Page 932 932
  • Page 933 933
  • Page 934 934
  • Page 935 935
  • Page 936 936
  • Page 937 937
  • Page 938 938
  • Page 939 939
  • Page 940 940
  • Page 941 941
  • Page 942 942
  • Page 943 943
  • Page 944 944
  • Page 945 945
  • Page 946 946
  • Page 947 947
  • Page 948 948
  • Page 949 949
  • Page 950 950
  • Page 951 951
  • Page 952 952
  • Page 953 953
  • Page 954 954
  • Page 955 955
  • Page 956 956
  • Page 957 957
  • Page 958 958
  • Page 959 959
  • Page 960 960
  • Page 961 961
  • Page 962 962
  • Page 963 963
  • Page 964 964
  • Page 965 965
  • Page 966 966
  • Page 967 967
  • Page 968 968
  • Page 969 969
  • Page 970 970
  • Page 971 971
  • Page 972 972
  • Page 973 973
  • Page 974 974
  • Page 975 975
  • Page 976 976
  • Page 977 977
  • Page 978 978
  • Page 979 979
  • Page 980 980
  • Page 981 981
  • Page 982 982
  • Page 983 983
  • Page 984 984
  • Page 985 985
  • Page 986 986
  • Page 987 987
  • Page 988 988
  • Page 989 989
  • Page 990 990
  • Page 991 991
  • Page 992 992
  • Page 993 993
  • Page 994 994
  • Page 995 995
  • Page 996 996
  • Page 997 997
  • Page 998 998
  • Page 999 999
  • Page 1000 1000
  • Page 1001 1001
  • Page 1002 1002
  • Page 1003 1003
  • Page 1004 1004
  • Page 1005 1005
  • Page 1006 1006
  • Page 1007 1007
  • Page 1008 1008
  • Page 1009 1009
  • Page 1010 1010
  • Page 1011 1011
  • Page 1012 1012
  • Page 1013 1013
  • Page 1014 1014
  • Page 1015 1015
  • Page 1016 1016
  • Page 1017 1017
  • Page 1018 1018
  • Page 1019 1019
  • Page 1020 1020
  • Page 1021 1021
  • Page 1022 1022
  • Page 1023 1023
  • Page 1024 1024
  • Page 1025 1025
  • Page 1026 1026
  • Page 1027 1027
  • Page 1028 1028
  • Page 1029 1029
  • Page 1030 1030
  • Page 1031 1031
  • Page 1032 1032
  • Page 1033 1033
  • Page 1034 1034
  • Page 1035 1035
  • Page 1036 1036
  • Page 1037 1037
  • Page 1038 1038
  • Page 1039 1039
  • Page 1040 1040
  • Page 1041 1041
  • Page 1042 1042
  • Page 1043 1043
  • Page 1044 1044
  • Page 1045 1045
  • Page 1046 1046
  • Page 1047 1047
  • Page 1048 1048
  • Page 1049 1049
  • Page 1050 1050
  • Page 1051 1051
  • Page 1052 1052
  • Page 1053 1053
  • Page 1054 1054
  • Page 1055 1055
  • Page 1056 1056
  • Page 1057 1057
  • Page 1058 1058
  • Page 1059 1059
  • Page 1060 1060
  • Page 1061 1061
  • Page 1062 1062
  • Page 1063 1063
  • Page 1064 1064
  • Page 1065 1065
  • Page 1066 1066
  • Page 1067 1067
  • Page 1068 1068
  • Page 1069 1069
  • Page 1070 1070
  • Page 1071 1071
  • Page 1072 1072
  • Page 1073 1073
  • Page 1074 1074
  • Page 1075 1075
  • Page 1076 1076
  • Page 1077 1077
  • Page 1078 1078
  • Page 1079 1079
  • Page 1080 1080
  • Page 1081 1081
  • Page 1082 1082
  • Page 1083 1083
  • Page 1084 1084
  • Page 1085 1085
  • Page 1086 1086
  • Page 1087 1087
  • Page 1088 1088
  • Page 1089 1089
  • Page 1090 1090
  • Page 1091 1091
  • Page 1092 1092
  • Page 1093 1093
  • Page 1094 1094
  • Page 1095 1095
  • Page 1096 1096
  • Page 1097 1097
  • Page 1098 1098
  • Page 1099 1099
  • Page 1100 1100
  • Page 1101 1101
  • Page 1102 1102
  • Page 1103 1103
  • Page 1104 1104
  • Page 1105 1105
  • Page 1106 1106
  • Page 1107 1107
  • Page 1108 1108
  • Page 1109 1109
  • Page 1110 1110
  • Page 1111 1111
  • Page 1112 1112
  • Page 1113 1113
  • Page 1114 1114
  • Page 1115 1115
  • Page 1116 1116
  • Page 1117 1117
  • Page 1118 1118
  • Page 1119 1119
  • Page 1120 1120
  • Page 1121 1121
  • Page 1122 1122
  • Page 1123 1123
  • Page 1124 1124
  • Page 1125 1125
  • Page 1126 1126
  • Page 1127 1127
  • Page 1128 1128
  • Page 1129 1129
  • Page 1130 1130
  • Page 1131 1131
  • Page 1132 1132
  • Page 1133 1133
  • Page 1134 1134
  • Page 1135 1135
  • Page 1136 1136
  • Page 1137 1137
  • Page 1138 1138
  • Page 1139 1139
  • Page 1140 1140
  • Page 1141 1141
  • Page 1142 1142
  • Page 1143 1143
  • Page 1144 1144
  • Page 1145 1145
  • Page 1146 1146
  • Page 1147 1147
  • Page 1148 1148
  • Page 1149 1149
  • Page 1150 1150
  • Page 1151 1151
  • Page 1152 1152
  • Page 1153 1153
  • Page 1154 1154
  • Page 1155 1155
  • Page 1156 1156
  • Page 1157 1157
  • Page 1158 1158
  • Page 1159 1159
  • Page 1160 1160
  • Page 1161 1161
  • Page 1162 1162
  • Page 1163 1163
  • Page 1164 1164
  • Page 1165 1165
  • Page 1166 1166
  • Page 1167 1167
  • Page 1168 1168
  • Page 1169 1169
  • Page 1170 1170
  • Page 1171 1171
  • Page 1172 1172
  • Page 1173 1173
  • Page 1174 1174
  • Page 1175 1175
  • Page 1176 1176
  • Page 1177 1177
  • Page 1178 1178
  • Page 1179 1179
  • Page 1180 1180
  • Page 1181 1181
  • Page 1182 1182
  • Page 1183 1183
  • Page 1184 1184
  • Page 1185 1185
  • Page 1186 1186
  • Page 1187 1187
  • Page 1188 1188
  • Page 1189 1189
  • Page 1190 1190
  • Page 1191 1191
  • Page 1192 1192
  • Page 1193 1193
  • Page 1194 1194
  • Page 1195 1195
  • Page 1196 1196
  • Page 1197 1197
  • Page 1198 1198
  • Page 1199 1199
  • Page 1200 1200
  • Page 1201 1201
  • Page 1202 1202
  • Page 1203 1203
  • Page 1204 1204
  • Page 1205 1205
  • Page 1206 1206
  • Page 1207 1207
  • Page 1208 1208
  • Page 1209 1209
  • Page 1210 1210
  • Page 1211 1211
  • Page 1212 1212
  • Page 1213 1213
  • Page 1214 1214
  • Page 1215 1215
  • Page 1216 1216
  • Page 1217 1217
  • Page 1218 1218
  • Page 1219 1219
  • Page 1220 1220
  • Page 1221 1221
  • Page 1222 1222
  • Page 1223 1223
  • Page 1224 1224
  • Page 1225 1225
  • Page 1226 1226
  • Page 1227 1227
  • Page 1228 1228
  • Page 1229 1229
  • Page 1230 1230
  • Page 1231 1231
  • Page 1232 1232
  • Page 1233 1233
  • Page 1234 1234
  • Page 1235 1235
  • Page 1236 1236
  • Page 1237 1237
  • Page 1238 1238
  • Page 1239 1239
  • Page 1240 1240
  • Page 1241 1241
  • Page 1242 1242
  • Page 1243 1243
  • Page 1244 1244
  • Page 1245 1245
  • Page 1246 1246
  • Page 1247 1247
  • Page 1248 1248
  • Page 1249 1249
  • Page 1250 1250
  • Page 1251 1251
  • Page 1252 1252
  • Page 1253 1253
  • Page 1254 1254
  • Page 1255 1255
  • Page 1256 1256
  • Page 1257 1257
  • Page 1258 1258
  • Page 1259 1259

Silicon Labs EFM32TG11 Reference guide

Type
Reference guide
This manual is also suitable for

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI