Hitachi H8/3060 User manual

Type
User manual
Hitachi Single-Chip Microcomputer
H8/3062 Series
H8/3062
HD6433062
H8/3061
HD6433061
H8/3060
HD6433060
H8/3062F-ZTATâ„¢
HD64F3062, HD64F3062R, HD64F3062A
H8/3064F-ZTATâ„¢
HD64F3064
Hardware Manual
ADE-602-136B
Rev. 3.0
3/20/00
Hitachi, Ltd.
Cautions
1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s
patent, copyright, trademark, or other intellectual property rights for information contained in
this document. Hitachi bears no responsibility for problems that may arise with third party’s
rights, including intellectual property rights, in connection with use of the information
contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you
have received the latest product standards or specifications before final design, purchase or
use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability.
However, contact Hitachi’s sales office before using the product in an application that
demands especially high quality and reliability or where its failure or malfunction may directly
threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear
power, combustion control, transportation, traffic, safety equipment or medical equipment for
life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi
particularly for maximum rating, operating supply voltage range, heat radiation characteristics,
installation conditions and other characteristics. Hitachi bears no responsibility for failure or
damage when used beyond the guaranteed ranges. Even within the guaranteed ranges,
consider normally foreseeable failure rates or failure modes in semiconductor devices and
employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi
product does not cause bodily injury, fire or other consequential damage due to operation of
the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document
without written approval from Hitachi.
7. Contact Hitachi’s sales office for any questions regarding this document or Hitachi
semiconductor products.
Preface
The H8/3062 Series is a series of high-performance single-chip microcontrollers that integrate
system supporting functions together with an H8/300H CPU core.
The H8/300H CPU has a 32-bit internal architecture with sixteen 16-bit general registers, and a
concise, optimized instruction set designed for speed. It can address a 16-Mbyte linear address
space.
The on-chip supporting functions include ROM, RAM, 16-bit timers, 8-bit timers, a
programmable timing pattern controller (TPC), a watchdog timer (WDT), a serial communication
interface (SCI), an A/D converter, a D/A converter, I/O ports, and other facilities. The two-
channel SCI supports a smart card interface handling ISO/IEC7816-3 character transmission as an
expansion function. Functions have also been added to reduce power consumption in battery-
powered applications: individual modules can be placed in standby mode, and the frequency of the
system clock supplied to the chip can be divided under program control.
The address space is divided into eight areas. The data bus width and access cycle length can be
selected independently for each area, simplifying the connection of different types of memory.
Seven MCU operating modes (modes 1 to 7) are provided, offering a choice of initial data bus
width and address space size.
With these features, the H8/3062 Series enables easy implementation of compact, high-
performance systems.
In addition to its mask ROM versions, the H8/3062 Series has F-ZTATâ„¢* versions with on-chip
flash memory that allows programs to be rewritten after the chip is mounted on a board. This
version offers flexibility in the development of new products to meet fast-changing market needs.
This manual describes the H8/3062 Series hardware. For details of the instruction set, refer to the
H8/300H Series Programming Manual.
Note: * F-ZTATâ„¢ is a trademark of Hitachi, Ltd.
List of Items Revised or Added for This Version
Page Item Description
All — H8/3064F-ZTAT and
H8/3062F-ZTAT A-Mask
Version descriptions added
Product code descriptions
amended
2 Table 1.1 Features CPU Description amended
6 Figure 1.1 Block Diagram Notes amended
7 Table 1.2 Comparison of H8/3062 Series Pin
Arrangements
Added
10 Figure 1.4 Pin Arrangement of H8/3064F-ZTAT and
H8/3062F-ZTAT A-Mask Version(FP-100B or TFP-
100B Package, Top View)
Added
11 Figure 1.5 Pin Arrangement of H8/3064F-ZTAT and
H8/3062F-ZTAT A-Mask Version(FP-100A Package,
Top View)
Added
12 to
15
1.3.2 Pin Functions
Table 1.3 Pin Functions
Description added and
revised
19 Table 1.4 Pin Assignments in Each Mode Notes amended
20 1.4.1 Pin Arrangement Description added
22 Table 1.6 Differences between H8/3062F-ZTAT,
H8/3062F-ZTAT R-Mask Version, and On-Chip Mask
ROM Versions
Description added
22 1.5 Notes on H8/3064F-ZTAT and H8/3062F-ZTAT
A-Mask Version
Added
22 1.5.1 Pin Arrangement Description revised
24, 25 1.5.3 V
CL
Pin Description added
24 Figure 1.6 H8/3062F-ZTAT A-Mask Version and
H8/3064F-ZTAT
Description amended
25 Figure 1.7 Difference between 5 V and 3 V Operation
Models
Description added
26 1.6 Setting Oscillation Settling Wait Time Added
26 1.7 Caution on Crystal Resonator Connection Description added
27, 28 2.1.1 Features Description added
37 2.6.1 Instruction Set Overview Total number of instructions
amended
Page Item Description
44, 45 Table 2.7 Bit Manipulation Instructions Function descriptions added
49, 50 2.6.5 Notes on Use of Bit Manipulation Instructions Description added
54 Table 2.13 Effective Address Calculation No. 1 Addressing Mode and
Instruction Format amended
65 Table 3.1 Operating Mode Selection Table amended
66 3.1.1 Operating Mode Selection Description added
70 3.4.5 Mode 5 Description added
72 3.6.1 Comparison of H8/3062 Series Memory Maps Added
80 Figure 3.4 H8/3064F-ZTAT Memory Map in Each
Operating Mode
Added
80, 81 Figure 3.4 H8/3064F-ZTAT Memory Map in Each
Operating Mode
Addresses revised
132 6.2.5 Bus Control Register(BCR) Bit 1
Note added
136,
137
Figure 6.3 Memory Map in 16-Mbyte Mode Description added
153 Figure 6.17 Example of Wait State Insertion Timing Amended
205 to
207
Table 7.21 Port A Pin Functions (Modes 1 to 7) Description added
212,
213
Table 7.23 Port B Pin Functions (Modes 1 to 5) Description added
214,
215
Table 7.24 Port B Pin Functions (Modes 6 and 7) Description amended
217 to
279
Section 8 16-Bit Timer Register names amended
242 8.2.11 Timer Output Level Setting Register C (TOLR) Description added
281 to
318
Section 9 8-Bit Timers Register names amended
285 Table 9.2 8-Bit Timer Registers Initial value amended
(8TCSR2)
288 9.2.3 Time Constant Registers B (TCORB) Note added
290,
291
9.2.4 Timer Control Register (8TCR) Descriptions of bits 4 to 0
amended
292 to
296
9.2.5 Timer control/status register Description added and
amended
298 Figures 9.5 and 9.7 8TCNT Access Operations Amended
Page Item Description
302 to
306
9.4.4 Timing of Status Flag Setting
9.4.5 Operation with Cascaded Connection
9.4.6 Input Capture Setting
Description amended
307 9.5.1 Interrupt Sources Description amended
308 9.6 8-Bit Timer Application Example Amended
315 9.7.7 Contention between 8TCNT Byte Write and
Increment in 16-Bit Count Mode (Cascaded
Connection)
Figure 9.24 Contention between 8TCNT Byte Write
and Increment in 16-Bit Count Mode
Description amended
379 Table 12.3 Examples of Bit Rates and BRR Settings in
Asynchronous Mode
25 MHz added
380 Table 12.4 Examples of Bit Rates and BRR Settings in
Synchronous Mode
25 MHz added
382 Table 12.5 Maximum Bit Rates for Various
Frequencies (Asynchronous Mode)
25 MHz added
383 Table 12.6 Maximum Bit Rates with External Clock
Input (Asynchronous Mode)
25 MHz added
384 Table 12.7 Maximum Bit Rates with External Clock
Input (Synchronous Mode)
25 MHz added
391 Figure 12.5 Sample Flowchart for Transmitting Serial
Data
Description added
417 13.1 Overview Description amended
430 Table 13.5 Bit Rates (bits/s) for Various BRR Settings
(When n=0)
25 MHz added
Note amended
431 Table 13.6 BRR Settings for Typical Bit Rates
(bits/s)(When n=0)
25 MHz added
Table 13.7 Maximum Bit Rates for Various
Frequencies (Smart Card Interface Mode)
20 MHz and 25 MHz added
438 Figure 13.10 Procedure for Stopping and Restarting
the Clock
Amended
441 13.4 Usage Notes Description added
443 14.1 Overview Description added
14.1.1 Features High-speed conversion
25 MHz added
471 Table 16.1 H8/3062 Series On-Chip RAM
Specifications
Added
Page Item Description
486 Table 17.6 On-Board Programming Mode Setting Note amended
509 Table 17.10 H8/3062F-ZTAT and H8/3062F-ZTAT R-
Mask Version Socket Adapter Product Codes
Added
513 to
515
17.9 Flash Memory Programming and Erasing
Precautions
9 added
513 17.9 Flash Memory Programming and Erasing
Precautions
Note added
516 Figure 17.19 ROM Block Diagram (H8/3062 Mask
ROM Version)
Amended
517 17.11 Notes on Ordering Mask ROM Version Chips 4 added
518 17.12 Notes when Converting the F-ZTAT Application
Software to the Mask-ROM Versions
Description added
519 to
567
Section 18 Flash Memory [H8/3064F-ZTAT] Added
569 to
618
Section 19 Flash Memory [H8/3062F-ZTAT] Added
620 20.2.1 Connecting a Crystal Resonator
Table 20.1(1) Damping Resistance Value
Table 20.1(2) External Capacitance Values
Description added and
revised
621 Table 20.2 Crystal Resonator Parameters 25 MHz added
623 Table 20.3 (1) Clock Timing for On-Chip Flash
Memory Versions
Table amended
Table 20.3 (2) Clock Timing for On-Chip Mask ROM
Versions
Table added
626 Table 20.5 Comparison of H8/3062 Series Operating
Frequency Ranges
Revised
635 21.4.3 Selection of Waiting Time for Exit from
Software Standby Mode
When Using External Clock
Amendment and addition of 1
and 2
636 Table 21.3 Clock Frequency and Waiting Time for
Clock to Settle
25 MHz added
638 21.4.6 Cautions on Clearing the software Standby
Mode of F-ZTAT Version
Addition of (3) Comparison of
products in H8/3062 Series
643 Table 22.1 Electrical Characteristics of H8/3062
Series Products
Added
650 Table 22.3 DC Characteristics (2) Current dissipation typ value
amended
Page Item Description
653 Table 22.3 DC Characteristics (3) Current dissipation typ value
amended
658 Table 22.6 Control Signal Timing Description added
669 Table 22.12 DC Characteristics (1) Note 4 added
672 Table 22.12 DC Characteristics (2) Note 4 added
676 Table 22.15 Control Signal Timing Description added
688 to
709
22.3 Electrical Characteristics of H8/3064F-ZTAT Added
710 to
731
22.4 Electrical Characteristics of H8/3062F-ZTAT A-
Mask Version
Added
738 Figure 22.19 Basic Bus Cycle: Three-State Access
with One Wait State
Amended
768 Table B.1 Comparison of H8/3062 Series Internal I/O
Register Specifications
Table added
779 to
788
B.2 Address List (H8/3064F-ZTAT) Table added
789 to
798
B.3 Address List (H8/3062F-ZTAT A-Mask Version) Table added
799 to
873
B.4 Functions Amendments and additions
Note added
912 Table F.1 H8/3062 Series H8/3064F-ZTAT and
H8/3062F-ZTAT A-mask
version added
919 H.1 Differences between H8/3067 and H8/3062
Series, H8/3048 Series, H8/3007 and H8/3006, and
H8/3002
A/D converter conversion
states added
923 Table H.1 Pin Arrangement of Each Product Note amended
Comparison of H8/3062 Series Product Specifications
There are seven members of the H8/3062 Series: the H8/3062F-ZTAT, H8/3062F-ZTAT R-mask
version, H8/3062F-ZTAT A-mask version, and H8/3064F-ZTAT (all with on-chip flash memory),
and the H8/3062 mask ROM version, H8/3061 mask ROM version, and H8/3060 mask ROM
version.
The specifications of these products are compared below.
H8/3062F-ZTAT
H8/3062F-ZTAT
R-Mask Version
H8/3062 Mask
ROM Version,
H8/3061 Mask
ROM Version,
H8/3060 Mask
ROM Version H8/3064F-ZTAT
H8/3062F-ZTAT
A-Mask Version
Product
specifica-
tions
On-chip single-
power-supply
flash memory
H8/3062F-ZTAT
version with
address output
functions added
Mask ROM
version
On-chip large-
capacity single-
power-supply flash
memory
Internal step-down
circuit
H8/3062 F-ZTAT
high-speed
operation version
Product
code
HD64F3062 HD64F3062R HD6433062
HD6433061
HD6433060
HD64F3064 HD64F3062A
Pin
arrange-
ment
See figures 1.2
and 1.3, Pin
Arrangement, in
section 1
See figures 1.2
and 1.3, Pin
Arrangement, in
section 1
See figures 1.2
and 1.3, Pin
Arrangement, in
section 1
5 V operation
model has V
CL
pin,
and requires
connection of
external capacitor
See figures 1.4
and 1.5, Pin
Arrangement, in
section 1
5 V operation
model has V
CL
pin,
and requires
connection of
external capacitor
See figures 1.4
and 1.5, Pin
Arrangement, in
section 1
RAM size 4 kbytes 4 kbytes H8/3062:
4 kbytes
H8/3061:
4 kbytes
H8/3060:
2 kbytes
8 kbytes 4 kbytes
ROM size 128 kbytes 128 kbytes H8/3062:
128 kbytes
H8/3061:
96 kbytes
H8/3060:
64 kbytes
256 kbytes 128 kbytes
H8/3062F-ZTAT
H8/3062F-ZTAT
R-Mask Version
H8/3062 Mask
ROM Version,
H8/3061 Mask
ROM Version,
H8/3060 Mask
ROM Version H8/3064F-ZTAT
H8/3062F-ZTAT
A-Mask Version
Address
output
functions
Compatible with
previous H8/300H
Series
Address update
mode 1 or 2
selectable
See 6.3.5,
Address Output
Method,
in section 6
Address update
mode 1 or 2
selectable
See 6.3.5,
Address Output
Method,
in section 6
Address update
mode 1 or 2
selectable
See 6.3.5,
Address Output
Method,
in section 6
Address update
mode 1 or 2
selectable
See 6.3.5,
Address Output
Method,
in section 6
Flash
memory
See section 17,
ROM
See section 17,
ROM
— See 18.1.1,
Differences
between
H8/3062F-ZTAT
and H8/3062F-
ZTAT R-Mask
Version,
in section 18
See 19.1.1,
Differences
between
H8/3062F-ZTAT
and H8/3062F-
ZTAT R-Mask
Version,
in section 19
Electrical
charac-
teristics
(operating
frequency)
See table 22.1,
Comparison of
H8/3062 Series
Electrical
Characteristics,
in section 22
See table 22.1,
Comparison of
H8/3062 Series
Electrical
Characteristics,
in section 22
See table 22.1,
Comparison of
H8/3062 Series
Electrical
Characteristics,
in section 22
See table 22.1,
Comparison of
H8/3062 Series
Electrical
Characteristics,
in section 22
See table 22.1,
Comparison of
H8/3062 Series
Electrical
Characteristics,
in section 22
1 to 20 MHz 1 to 20 MHz 1 to 20 MHz 2 to 25 MHz 2 to 25 MHz
Registers See table B.1,
Comparison of
H8/3062 Series
Internal I/O
Register
Specifications,
in appendix B
See table B.1,
Comparison of
H8/3062 Series
Internal I/O
Register
Specifications,
in appendix B
See table B.1,
Comparison of
H8/3062 Series
Internal I/O
Register
Specifications,
in appendix B
See table B.1,
Comparison of
H8/3062 Series
Internal I/O
Register
Specifications,
in appendix B
See table B.1,
Comparison of
H8/3062 Series
Internal I/O
Register
Specifications,
in appendix B
See appendix B.1,
Address List
See appendix B.1,
Address List
See appendix B.1,
Address List
See appendix B.2,
Address List
See appendix B.3,
Address List
Usage
notes
See 1.4,
H8/3062F-ZTAT
R-Mask Version
Usage Note, in
section 1
See 1.4,
H8/3062F-ZTAT
R-Mask Version
Usage Note, in
section 1
See 1.4,
H8/3062F-ZTAT
R-Mask Version
Usage Note, in
section 1
See 1.5,
H8/3064F-ZTAT
and H8/3062F-
ZTAT A-Mask
Version Usage
Note, in section 1
See 1.5,
H8/3064F-ZTAT
and H8/3062F-
ZTAT A-Mask
Version Usage
Note, in section 1
i
Contents
Section 1 Overview............................................................................................................ 1
1.1 Overview............................................................................................................................ 1
1.2 Block Diagram.................................................................................................................... 6
1.3 Pin Description................................................................................................................... 7
1.3.1 Pin Arrangement ................................................................................................... 7
1.3.2 Pin Functions......................................................................................................... 12
1.3.3 Pin Assignments in Each Mode ............................................................................ 16
1.4 Notes on H8/3062F-ZTAT R-Mask Version ..................................................................... 20
1.4.1 Pin Arrangement ................................................................................................... 20
1.4.2 Product Type Names and Markings...................................................................... 21
1.4.3 Differences between H8/3062F-ZTAT and H8/3062F-ZTAT R-Mask Version.. 21
1.5 Notes on H8/3064F-ZTAT and H8/3062F-ZTAT A-Mask Version.................................. 22
1.5.1 Pin Arrangement ................................................................................................... 22
1.5.2 Product Type Names and Markings...................................................................... 23
1.5.3 V
CL
Pin .................................................................................................................. 24
1.5.4 Note on Changeover to Mask ROM Version........................................................ 25
1.6 Setting Oscillation Settling Wait Time .............................................................................. 26
1.7 Caution on Crystal Resonator Connection......................................................................... 26
Section 2 CPU...................................................................................................................... 27
2.1 Overview............................................................................................................................ 27
2.1.1 Features ................................................................................................................. 27
2.1.2 Differences from H8/300 CPU.............................................................................. 28
2.2 CPU Operating Modes ....................................................................................................... 28
2.3 Address Space .................................................................................................................... 29
2.4 Register Configuration ....................................................................................................... 30
2.4.1 Overview............................................................................................................... 30
2.4.2 General Registers.................................................................................................. 31
2.4.3 Control Registers................................................................................................... 32
2.4.4 Initial CPU Register Values.................................................................................. 33
2.5 Data Formats ...................................................................................................................... 34
2.5.1 General Register Data Formats ............................................................................. 34
2.5.2 Memory Data Formats .......................................................................................... 35
2.6 Instruction Set .................................................................................................................... 37
2.6.1 Instruction Set Overview ...................................................................................... 37
2.6.2 Instructions and Addressing Modes...................................................................... 38
2.6.3 Tables of Instructions Classified by Function....................................................... 39
2.6.4 Basic Instruction Formats...................................................................................... 48
2.6.5 Notes on Use of Bit Manipulation Instructions .................................................... 49
ii
2.7 Addressing Modes and Effective Address Calculation...................................................... 51
2.7.1 Addressing Modes................................................................................................. 51
2.7.2 Effective Address Calculation............................................................................... 53
2.8 Processing States................................................................................................................ 57
2.8.1 Overview............................................................................................................... 57
2.8.2 Program Execution State....................................................................................... 57
2.8.3 Exception-Handling State ..................................................................................... 58
2.8.4 Exception Handling Operation.............................................................................. 59
2.8.5 Bus-Released State................................................................................................ 60
2.8.6 Reset State............................................................................................................. 60
2.8.7 Power-Down State ................................................................................................ 61
2.9 Basic Operational Timing .................................................................................................. 61
2.9.1 Overview............................................................................................................... 61
2.9.2 On-Chip Memory Access Timing......................................................................... 61
2.9.3 On-Chip Supporting Module Access Timing........................................................ 62
2.9.4 Access to External Address Space........................................................................ 63
Section 3 MCU Operating Modes................................................................................. 65
3.1 Overview............................................................................................................................ 65
3.1.1 Operating Mode Selection .................................................................................... 65
3.1.2 Register Configuration.......................................................................................... 66
3.2 Mode Control Register (MDCR)........................................................................................ 66
3.3 System Control Register (SYSCR) .................................................................................... 67
3.4 Operating Mode Descriptions ............................................................................................ 69
3.4.1 Mode 1 .................................................................................................................. 69
3.4.2 Mode 2 .................................................................................................................. 69
3.4.3 Mode 3 .................................................................................................................. 70
3.4.4 Mode 4 .................................................................................................................. 70
3.4.5 Mode 5 .................................................................................................................. 70
3.4.6 Mode 6 .................................................................................................................. 70
3.4.7 Mode 7 .................................................................................................................. 70
3.5 Pin Functions in Each Operating Mode.............................................................................. 71
3.6 Memory Map in Each Operating Mode.............................................................................. 72
3.6.1 Comparison of H8/3062 Series Memory Maps .................................................... 72
3.6.2 Reserved Areas...................................................................................................... 73
Section 4 Exception Handling........................................................................................ 83
4.1 Overview............................................................................................................................ 83
4.1.1 Exception Handling Types and Priority................................................................ 83
4.1.2 Exception Handling Operation.............................................................................. 83
4.1.3 Exception Vector Table ........................................................................................ 84
4.2 Reset................................................................................................................................... 86
4.2.1 Overview............................................................................................................... 86
iii
4.2.2 Reset Sequence...................................................................................................... 86
4.2.3 Interrupts after Reset............................................................................................. 89
4.3 Interrupts ............................................................................................................................ 90
4.4 Trap Instruction.................................................................................................................. 90
4.5 Stack Status after Exception Handling............................................................................... 91
4.6 Notes on Stack Usage......................................................................................................... 92
Section 5 Interrupt Controller......................................................................................... 95
5.1 Overview............................................................................................................................ 95
5.1.1 Features ................................................................................................................. 95
5.1.2 Block Diagram...................................................................................................... 96
5.1.3 Pin Configuration.................................................................................................. 97
5.1.4 Register Configuration.......................................................................................... 97
5.2 Register Descriptions.......................................................................................................... 97
5.2.1 System Control Register (SYSCR) ....................................................................... 97
5.2.2 Interrupt Priority Registers A and B (IPRA, IPRB).............................................. 98
5.2.3 IRQ Status Register (ISR)..................................................................................... 103
5.2.4 IRQ Enable Register (IER) ................................................................................... 104
5.2.5 IRQ Sense Control Register (ISCR)...................................................................... 105
5.3 Interrupt Sources ................................................................................................................ 106
5.3.1 External Interrupts................................................................................................. 106
5.3.2 Internal Interrupts.................................................................................................. 107
5.3.3 Interrupt Exception Handling Vector Table.......................................................... 107
5.4 Interrupt Operation............................................................................................................. 111
5.4.1 Interrupt Handling Process.................................................................................... 111
5.4.2 Interrupt Exception Handling Sequence ............................................................... 116
5.4.3 Interrupt Response Time....................................................................................... 117
5.5 Usage Notes........................................................................................................................ 118
5.5.1 Contention between Interrupt and Interrupt-Disabling Instruction....................... 118
5.5.2 Instructions that Inhibit Interrupts......................................................................... 119
5.5.3 Interrupts during EEPMOV Instruction Execution............................................... 119
Section 6 Bus Controller.................................................................................................. 121
6.1 Overview............................................................................................................................ 121
6.1.1 Features ................................................................................................................. 121
6.1.2 Block Diagram...................................................................................................... 122
6.1.3 Pin Configuration.................................................................................................. 123
6.1.4 Register Configuration.......................................................................................... 124
6.2 Register Descriptions.......................................................................................................... 124
6.2.1 Bus Width Control Register (ABWCR)................................................................ 124
6.2.2 Access State Control Register (ASTCR) .............................................................. 125
6.2.3 Wait Control Registers H and L (WCRH, WCRL) .............................................. 126
6.2.4 Bus Release Control Register (BRCR) ................................................................. 130
iv
6.2.5 Bus Control Register (BCR) ................................................................................. 131
6.2.6 Chip Select Control Register (CSCR)................................................................... 133
6.2.7 Address Control Register (ADRCR)..................................................................... 134
6.3 Operation............................................................................................................................ 135
6.3.1 Area Division........................................................................................................ 135
6.3.2 Bus Specifications................................................................................................. 138
6.3.3 Memory Interfaces................................................................................................ 139
6.3.4 Chip Select Signals................................................................................................ 139
6.3.5 Address Output Method........................................................................................ 140
6.4 Basic Bus Interface............................................................................................................. 142
6.4.1 Overview............................................................................................................... 142
6.4.2 Data Size and Data Alignment.............................................................................. 142
6.4.3 Valid Strobes......................................................................................................... 143
6.4.4 Memory Areas....................................................................................................... 144
6.4.5 Basic Bus Control Signal Timing.......................................................................... 145
6.4.6 Wait Control.......................................................................................................... 152
6.5 Idle Cycle............................................................................................................................ 154
6.5.1 Operation............................................................................................................... 154
6.5.2 Pin States in Idle Cycle ......................................................................................... 156
6.6 Bus Arbiter ......................................................................................................................... 156
6.6.1 Operation............................................................................................................... 157
6.7 Register and Pin Input Timing ........................................................................................... 159
6.7.1 Register Write Timing .......................................................................................... 159
6.7.2 BREQ Pin Input Timing........................................................................................ 160
Section 7 I/O Ports ............................................................................................................. 161
7.1 Overview............................................................................................................................ 161
7.2 Port 1 .................................................................................................................................. 165
7.2.1 Overview............................................................................................................... 165
7.2.2 Register Descriptions............................................................................................ 165
7.3 Port 2 .................................................................................................................................. 168
7.3.1 Overview............................................................................................................... 168
7.3.2 Register Descriptions............................................................................................ 169
7.4 Port 3 .................................................................................................................................. 172
7.4.1 Overview............................................................................................................... 172
7.4.2 Register Descriptions............................................................................................ 172
7.5 Port 4 .................................................................................................................................. 174
7.5.1 Overview............................................................................................................... 174
7.5.2 Register Descriptions............................................................................................ 175
7.6 Port 5 .................................................................................................................................. 177
7.6.1 Overview............................................................................................................... 177
7.6.2 Register Descriptions............................................................................................ 178
7.7 Port 6 .................................................................................................................................. 180
v
7.7.1 Overview............................................................................................................... 180
7.7.2 Register Descriptions............................................................................................ 181
7.8 Port 7 .................................................................................................................................. 184
7.8.1 Overview............................................................................................................... 184
7.8.2 Register Description.............................................................................................. 185
7.9 Port 8 .................................................................................................................................. 186
7.9.1 Overview............................................................................................................... 186
7.9.2 Register Descriptions............................................................................................ 187
7.10 Port 9 .................................................................................................................................. 191
7.10.1 Overview............................................................................................................... 191
7.10.2 Register Descriptions............................................................................................ 192
7.11 Port A.................................................................................................................................. 196
7.11.1 Overview............................................................................................................... 196
7.11.2 Register Descriptions............................................................................................ 198
7.12 Port B.................................................................................................................................. 208
7.12.1 Overview............................................................................................................... 208
7.12.2 Register Descriptions............................................................................................ 210
Section 8 16-Bit Timer...................................................................................................... 217
8.1 Overview............................................................................................................................ 217
8.1.1 Features ................................................................................................................. 217
8.1.2 Block Diagrams..................................................................................................... 219
8.1.3 Pin Configuration.................................................................................................. 222
8.1.4 Register Configuration.......................................................................................... 223
8.2 Register Descriptions.......................................................................................................... 224
8.2.1 Timer Start Register (TSTR)................................................................................. 224
8.2.2 Timer Synchro Register (TSNC) .......................................................................... 225
8.2.3 Timer Mode Register (TMDR) ............................................................................. 226
8.2.4 Timer Interrupt Status Register A (TISRA).......................................................... 229
8.2.5 Timer Interrupt Status Register B (TISRB).......................................................... 231
8.2.6 Timer Interrupt Status Register C (TISRC).......................................................... 234
8.2.7 Timer Counters (16TCNT).................................................................................... 236
8.2.8 General Registers (GRA, GRB)............................................................................ 237
8.2.9 Timer Control Registers (16TCR) ........................................................................ 238
8.2.10 Timer I/O Control Register (TIOR)...................................................................... 240
8.2.11 Timer Output Level Setting Register C (TOLR) .................................................. 242
8.3 CPU Interface..................................................................................................................... 244
8.3.1 16-Bit Accessible Registers .................................................................................. 244
8.3.2 8-Bit Accessible Registers .................................................................................... 246
8.4 Operation............................................................................................................................ 247
8.4.1 Overview............................................................................................................... 247
8.4.2 Basic Functions ..................................................................................................... 247
8.4.3 Synchronization .................................................................................................... 255
vi
8.4.4 PWM Mode........................................................................................................... 257
8.4.5 Phase Counting Mode ........................................................................................... 261
8.4.6 16-Bit Timer Output Timing................................................................................. 263
8.5 Interrupts ............................................................................................................................ 264
8.5.1 Setting of Status Flags........................................................................................... 264
8.5.2 Timing of Clearing of Status Flags....................................................................... 266
8.5.3 Interrupt Sources ................................................................................................... 267
8.6 Usage Notes........................................................................................................................ 268
Section 9 8-Bit Timers...................................................................................................... 281
9.1 Overview............................................................................................................................ 281
9.1.1 Features ................................................................................................................. 281
9.1.2 Block Diagram...................................................................................................... 283
9.1.3 Pin Configuration.................................................................................................. 284
9.1.4 Register Configuration.......................................................................................... 285
9.2 Register Descriptions.......................................................................................................... 286
9.2.1 Timer Counters (8TCNT)...................................................................................... 286
9.2.2 Time Constant Registers A (TCORA).................................................................. 287
9.2.3 Time Constant Registers B (TCORB) .................................................................. 288
9.2.4 Timer Control Register (8TCR)............................................................................ 289
9.2.5 Timer Control/Status Registers (8TCSR) ............................................................. 292
9.3 CPU Interface..................................................................................................................... 297
9.3.1 8-Bit Registers....................................................................................................... 297
9.4 Operation............................................................................................................................ 299
9.4.1 8TCNT Count Timing........................................................................................... 299
9.4.2 Compare Match Timing........................................................................................ 300
9.4.3 Input Capture Signal Timing................................................................................. 301
9.4.4 Timing of Status Flag Setting................................................................................ 302
9.4.5 Operation with Cascaded Connection................................................................... 303
9.4.6 Input Capture Setting ............................................................................................ 306
9.5 Interrupt.............................................................................................................................. 307
9.5.1 Interrupt Sources ................................................................................................... 307
9.5.2 A/D Converter Activation..................................................................................... 308
9.6 8-Bit Timer Application Example...................................................................................... 308
9.7 Usage Notes........................................................................................................................ 309
9.7.1 Contention between 8TCNT Write and Clear....................................................... 309
9.7.2 Contention between 8TCNT Write and Increment ............................................... 310
9.7.3 Contention between TCOR Write and Compare Match ....................................... 311
9.7.4 Contention between TCOR Read and Input Capture............................................ 312
9.7.5 Contention between Counter Clearing by Input Capture and Counter Increment 313
9.7.6 Contention between TCOR Write and Input Capture........................................... 314
9.7.7 Contention between 8TCNT Byte Write and Increment in 16-Bit Count Mode
(Cascaded Connection) ......................................................................................... 315
vii
9.7.8 Contention between Compare Matches A and B.................................................. 316
9.7.9 8TCNT Operation and Internal Clock Source Switchover ................................... 316
Section 10 Programmable Timing Pattern Controller (TPC).................................. 319
10.1 Overview............................................................................................................................ 319
10.1.1 Features ................................................................................................................. 319
10.1.2 Block Diagram...................................................................................................... 320
10.1.3 Pin Configuration.................................................................................................. 321
10.1.4 Register Configuration.......................................................................................... 322
10.2 Register Descriptions.......................................................................................................... 323
10.2.1 Port A Data Direction Register (PADDR)............................................................ 323
10.2.2 Port A Data Register (PADR)............................................................................... 323
10.2.3 Port B Data Direction Register (PBDDR) ............................................................ 324
10.2.4 Port B Data Register (PBDR)................................................................................ 324
10.2.5 Next Data Register A (NDRA) ............................................................................. 325
10.2.6 Next Data Register B (NDRB).............................................................................. 327
10.2.7 Next Data Enable Register A (NDERA)............................................................... 329
10.2.8 Next Data Enable Register B (NDERB) ............................................................... 330
10.2.9 TPC Output Control Register (TPCR).................................................................. 331
10.2.10 TPC Output Mode Register (TPMR).................................................................... 333
10.3 Operation............................................................................................................................ 335
10.3.1 Overview............................................................................................................... 335
10.3.2 Output Timing....................................................................................................... 336
10.3.3 Normal TPC Output.............................................................................................. 337
10.3.4 Non-Overlapping TPC Output.............................................................................. 339
10.3.5 TPC Output Triggering by Input Capture ............................................................. 341
10.4 Usage Notes........................................................................................................................ 342
10.4.1 Operation of TPC Output Pins.............................................................................. 342
10.4.2 Note on Non-Overlapping Output......................................................................... 342
Section 11 Watchdog Timer.............................................................................................. 345
11.1 Overview............................................................................................................................ 345
11.1.1 Features ................................................................................................................. 345
11.1.2 Block Diagram...................................................................................................... 346
11.1.3 Pin Configuration.................................................................................................. 346
11.1.4 Register Configuration.......................................................................................... 347
11.2 Register Descriptions.......................................................................................................... 347
11.2.1 Timer Counter (TCNT)......................................................................................... 347
11.2.2 Timer Control/Status Register (TCSR)................................................................. 348
11.2.3 Reset Control/Status Register (RSTCSR)............................................................. 350
11.2.4 Notes on Register Access...................................................................................... 351
11.3 Operation............................................................................................................................ 353
11.3.1 Watchdog Timer Operation .................................................................................. 353
viii
11.3.2 Interval Timer Operation ...................................................................................... 354
11.3.3 Timing of Setting of Overflow Flag (OVF).......................................................... 354
11.3.4 Timing of Setting of Watchdog Timer Reset Bit (WRST) ................................... 355
11.4 Interrupts ............................................................................................................................ 356
11.5 Usage Notes........................................................................................................................ 356
Section 12 Serial Communication Interface................................................................. 357
12.1 Overview............................................................................................................................ 357
12.1.1 Features ................................................................................................................. 357
12.1.2 Block Diagram...................................................................................................... 359
12.1.3 Pin Configuration.................................................................................................. 360
12.1.4 Register Configuration.......................................................................................... 361
12.2 Register Descriptions.......................................................................................................... 362
12.2.1 Receive Shift Register (RSR)................................................................................ 362
12.2.2 Receive Data Register (RDR) ............................................................................... 362
12.2.3 Transmit Shift Register (TSR).............................................................................. 363
12.2.4 Transmit Data Register (TDR).............................................................................. 363
12.2.5 Serial Mode Register (SMR)................................................................................. 364
12.2.6 Serial Control Register (SCR)............................................................................... 367
12.2.7 Serial Status Register (SSR).................................................................................. 371
12.2.8 Bit Rate Register (BRR)........................................................................................ 376
12.3 Operation............................................................................................................................ 384
12.3.1 Overview............................................................................................................... 384
12.3.2 Operation in Asynchronous Mode........................................................................ 387
12.3.3 Multiprocessor Communication............................................................................ 396
12.3.4 Synchronous Operation......................................................................................... 403
12.4 SCI Interrupts ..................................................................................................................... 411
12.5 Usage Notes........................................................................................................................ 412
12.5.1 Notes on Use of SCI.............................................................................................. 412
Section 13 Smart Card Interface ...................................................................................... 417
13.1 Overview............................................................................................................................ 417
13.1.1 Features ................................................................................................................. 417
13.1.2 Block Diagram...................................................................................................... 418
13.1.3 Pin Configuration.................................................................................................. 418
13.1.4 Register Configuration.......................................................................................... 419
13.2 Register Descriptions.......................................................................................................... 420
13.2.1 Smart Card Mode Register (SCMR)..................................................................... 420
13.2.2 Serial Status Register (SSR).................................................................................. 422
13.2.3 Serial Mode Register (SMR)................................................................................. 423
13.2.4 Serial Control Register (SCR)............................................................................... 424
13.3 Operation............................................................................................................................ 425
13.3.1 Overview............................................................................................................... 425
ix
13.3.2 Pin Connections .................................................................................................... 425
13.3.3 Data Format........................................................................................................... 426
13.3.4 Register Settings.................................................................................................... 428
13.3.5 Clock ..................................................................................................................... 430
13.3.6 Transmitting and Receiving Data.......................................................................... 432
13.4 Usage Notes........................................................................................................................ 439
Section 14 A/D Converter.................................................................................................. 443
14.1 Overview............................................................................................................................ 443
14.1.1 Features ................................................................................................................. 443
14.1.2 Block Diagram...................................................................................................... 444
14.1.3 Pin Configuration.................................................................................................. 445
14.1.4 Register Configuration.......................................................................................... 446
14.2 Register Descriptions.......................................................................................................... 446
14.2.1 A/D Data Registers A to D (ADDRA to ADDRD) .............................................. 446
14.2.2 A/D Control/Status Register (ADCSR) ................................................................ 447
14.2.3 A/D Control Register (ADCR).............................................................................. 449
14.3 CPU Interface..................................................................................................................... 450
14.4 Operation............................................................................................................................ 452
14.4.1 Single Mode (SCAN = 0)...................................................................................... 452
14.4.2 Scan Mode (SCAN = 1)........................................................................................ 454
14.4.3 Input Sampling and A/D Conversion Time .......................................................... 456
14.4.4 External Trigger Input Timing.............................................................................. 457
14.5 Interrupts ............................................................................................................................ 458
14.6 Usage Notes........................................................................................................................ 458
Section 15 D/A Converter.................................................................................................. 463
15.1 Overview............................................................................................................................ 463
15.1.1 Features ................................................................................................................. 463
15.1.2 Block Diagram...................................................................................................... 464
15.1.3 Pin Configuration.................................................................................................. 465
15.1.4 Register Configuration.......................................................................................... 465
15.2 Register Descriptions.......................................................................................................... 466
15.2.1 D/A Data Registers 0 and 1 (DADR0, DADR1) .................................................. 466
15.2.2 D/A Control Register (DACR).............................................................................. 466
15.2.3 D/A Standby Control Register (DASTCR)........................................................... 468
15.3 Operation............................................................................................................................ 468
15.4 D/A Output Control............................................................................................................ 470
Section 16 RAM.................................................................................................................... 471
16.1 Overview............................................................................................................................ 471
16.1.1 Block Diagram...................................................................................................... 472
16.1.2 Register Configuration.......................................................................................... 472
x
16.2 System Control Register (SYSCR) .................................................................................... 473
16.3 Operation............................................................................................................................ 474
Section 17 ROM [H8/3062F-ZTAT, H8/3062F-ZTAT ROM Version,
On-Chip Mask ROM Models]
..................................................................... 475
17.1 Overview............................................................................................................................ 475
17.2 Overview of Flash Memory (H8/3062F-ZTAT, H8/3062F-ZTAT R-Mask Version)....... 476
17.2.1 Features ................................................................................................................. 476
17.2.2 Block Diagram...................................................................................................... 477
17.2.3 Pin Configuration.................................................................................................. 478
17.2.4 Register Configuration.......................................................................................... 478
17.3 Flash Memory Register Descriptions................................................................................. 479
17.3.1 Flash Memory Control Register (FLMCR) .......................................................... 479
17.3.2 Erase Block Register (EBR).................................................................................. 482
17.3.3 RAM Control Register (RAMCR)........................................................................ 483
17.3.4 Flash Memory Status Register (FLMSR).............................................................. 485
17.4 On-Board Programming Mode........................................................................................... 486
17.4.1 Boot Mode............................................................................................................. 489
17.4.2 User Program Mode.............................................................................................. 494
17.5 Flash Memory Programming/Erasing................................................................................ 496
17.5.1 Program Mode....................................................................................................... 497
17.5.2 Program-Verify Mode........................................................................................... 498
17.5.3 Erase Mode............................................................................................................ 500
17.5.4 Erase-Verify Mode................................................................................................ 500
17.6 Flash Memory Protection................................................................................................... 502
17.6.1 Hardware Protection.............................................................................................. 502
17.6.2 Software Protection............................................................................................... 504
17.6.3 Error Protection..................................................................................................... 504
17.6.4 NMI Input Disabling Conditions .......................................................................... 506
17.7 Flash Memory Emulation in RAM..................................................................................... 507
17.8 Flash Memory PROM Mode.............................................................................................. 509
17.8.1 Socket Adapters and Memory Map ...................................................................... 509
17.8.2 Notes on Use of PROM Mode.............................................................................. 510
17.9 Flash Memory Programming and Erasing Precautions...................................................... 511
17.10 Mask ROM (H8/3062 Mask ROM Version, H8/3061 Mask ROM Version,
H8/3060 Mask ROM Version) Overview.......................................................................... 516
17.10.1 Block Diagram...................................................................................................... 516
17.11 Notes on Ordering Mask ROM Version Chips.................................................................. 517
17.12 Notes when Converting the F-ZTAT Application Software to the Mask-ROM Versions. 518
Section 18 Flash Memory [H8/3064F-ZTAT]............................................................. 519
18.1 Overview............................................................................................................................ 519
18.1.1 Differences from H8/3062F-ZTAT and H8/3062F-ZTAT R-Mask Version........ 520
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660
  • Page 661 661
  • Page 662 662
  • Page 663 663
  • Page 664 664
  • Page 665 665
  • Page 666 666
  • Page 667 667
  • Page 668 668
  • Page 669 669
  • Page 670 670
  • Page 671 671
  • Page 672 672
  • Page 673 673
  • Page 674 674
  • Page 675 675
  • Page 676 676
  • Page 677 677
  • Page 678 678
  • Page 679 679
  • Page 680 680
  • Page 681 681
  • Page 682 682
  • Page 683 683
  • Page 684 684
  • Page 685 685
  • Page 686 686
  • Page 687 687
  • Page 688 688
  • Page 689 689
  • Page 690 690
  • Page 691 691
  • Page 692 692
  • Page 693 693
  • Page 694 694
  • Page 695 695
  • Page 696 696
  • Page 697 697
  • Page 698 698
  • Page 699 699
  • Page 700 700
  • Page 701 701
  • Page 702 702
  • Page 703 703
  • Page 704 704
  • Page 705 705
  • Page 706 706
  • Page 707 707
  • Page 708 708
  • Page 709 709
  • Page 710 710
  • Page 711 711
  • Page 712 712
  • Page 713 713
  • Page 714 714
  • Page 715 715
  • Page 716 716
  • Page 717 717
  • Page 718 718
  • Page 719 719
  • Page 720 720
  • Page 721 721
  • Page 722 722
  • Page 723 723
  • Page 724 724
  • Page 725 725
  • Page 726 726
  • Page 727 727
  • Page 728 728
  • Page 729 729
  • Page 730 730
  • Page 731 731
  • Page 732 732
  • Page 733 733
  • Page 734 734
  • Page 735 735
  • Page 736 736
  • Page 737 737
  • Page 738 738
  • Page 739 739
  • Page 740 740
  • Page 741 741
  • Page 742 742
  • Page 743 743
  • Page 744 744
  • Page 745 745
  • Page 746 746
  • Page 747 747
  • Page 748 748
  • Page 749 749
  • Page 750 750
  • Page 751 751
  • Page 752 752
  • Page 753 753
  • Page 754 754
  • Page 755 755
  • Page 756 756
  • Page 757 757
  • Page 758 758
  • Page 759 759
  • Page 760 760
  • Page 761 761
  • Page 762 762
  • Page 763 763
  • Page 764 764
  • Page 765 765
  • Page 766 766
  • Page 767 767
  • Page 768 768
  • Page 769 769
  • Page 770 770
  • Page 771 771
  • Page 772 772
  • Page 773 773
  • Page 774 774
  • Page 775 775
  • Page 776 776
  • Page 777 777
  • Page 778 778
  • Page 779 779
  • Page 780 780
  • Page 781 781
  • Page 782 782
  • Page 783 783
  • Page 784 784
  • Page 785 785
  • Page 786 786
  • Page 787 787
  • Page 788 788
  • Page 789 789
  • Page 790 790
  • Page 791 791
  • Page 792 792
  • Page 793 793
  • Page 794 794
  • Page 795 795
  • Page 796 796
  • Page 797 797
  • Page 798 798
  • Page 799 799
  • Page 800 800
  • Page 801 801
  • Page 802 802
  • Page 803 803
  • Page 804 804
  • Page 805 805
  • Page 806 806
  • Page 807 807
  • Page 808 808
  • Page 809 809
  • Page 810 810
  • Page 811 811
  • Page 812 812
  • Page 813 813
  • Page 814 814
  • Page 815 815
  • Page 816 816
  • Page 817 817
  • Page 818 818
  • Page 819 819
  • Page 820 820
  • Page 821 821
  • Page 822 822
  • Page 823 823
  • Page 824 824
  • Page 825 825
  • Page 826 826
  • Page 827 827
  • Page 828 828
  • Page 829 829
  • Page 830 830
  • Page 831 831
  • Page 832 832
  • Page 833 833
  • Page 834 834
  • Page 835 835
  • Page 836 836
  • Page 837 837
  • Page 838 838
  • Page 839 839
  • Page 840 840
  • Page 841 841
  • Page 842 842
  • Page 843 843
  • Page 844 844
  • Page 845 845
  • Page 846 846
  • Page 847 847
  • Page 848 848
  • Page 849 849
  • Page 850 850
  • Page 851 851
  • Page 852 852
  • Page 853 853
  • Page 854 854
  • Page 855 855
  • Page 856 856
  • Page 857 857
  • Page 858 858
  • Page 859 859
  • Page 860 860
  • Page 861 861
  • Page 862 862
  • Page 863 863
  • Page 864 864
  • Page 865 865
  • Page 866 866
  • Page 867 867
  • Page 868 868
  • Page 869 869
  • Page 870 870
  • Page 871 871
  • Page 872 872
  • Page 873 873
  • Page 874 874
  • Page 875 875
  • Page 876 876
  • Page 877 877
  • Page 878 878
  • Page 879 879
  • Page 880 880
  • Page 881 881
  • Page 882 882
  • Page 883 883
  • Page 884 884
  • Page 885 885
  • Page 886 886
  • Page 887 887
  • Page 888 888
  • Page 889 889
  • Page 890 890
  • Page 891 891
  • Page 892 892
  • Page 893 893
  • Page 894 894
  • Page 895 895
  • Page 896 896
  • Page 897 897
  • Page 898 898
  • Page 899 899
  • Page 900 900
  • Page 901 901
  • Page 902 902
  • Page 903 903
  • Page 904 904
  • Page 905 905
  • Page 906 906
  • Page 907 907
  • Page 908 908
  • Page 909 909
  • Page 910 910
  • Page 911 911
  • Page 912 912
  • Page 913 913
  • Page 914 914
  • Page 915 915
  • Page 916 916
  • Page 917 917
  • Page 918 918
  • Page 919 919
  • Page 920 920
  • Page 921 921
  • Page 922 922
  • Page 923 923
  • Page 924 924
  • Page 925 925
  • Page 926 926
  • Page 927 927
  • Page 928 928
  • Page 929 929
  • Page 930 930
  • Page 931 931
  • Page 932 932
  • Page 933 933
  • Page 934 934
  • Page 935 935
  • Page 936 936
  • Page 937 937
  • Page 938 938
  • Page 939 939

Hitachi H8/3060 User manual

Type
User manual

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI