Summary Tables of Changes
18 Specification Update
Erratum
ID
Processor Line / Stepping
Status
Title
KBL-Y KBL-U KBL-H KBL-S
H-0 H-0
iHDCP2.2
H-0 H-0
iHDCP
2.2
J-1
(23e)
B-0 B-0
KBL028 X X X X X X X No Fix
A VMX Transition Attempting to Load
a Non-Existent MSR May Result in a
Shutdown
KBL029 X X X X X X X No Fix
Transitions Out of 64-bit Mode May
Lead to an Incorrect FDP And FIP
KBL030 X X X X X X X No Fix
Intel® PT FUP May be Dropped After
OVF
KBL031 X X X X X X X No Fix
ENCLS[ECREATE] Causes #GP if
Enclave Base Address is Not
Canonical
KBL032 X X X X X X X No Fix
Processor Graphics IOMMU Unit May
Report Spurious Faults
KBL033 X X X X X X X No Fix
Processor DDR VREF Signals May
Briefly Exceed JEDEC Spec When
Entering S3 State
KBL034 X X X X X X X No Fix
DR6.B0-B3 May Not Report All
Breakpoints Matched When a
MOV/POP SS is Followed by a Store
or an MMX Instruction
KBL035 X X X X X X X No Fix
ENCLS[EINIT] Instruction May
Unexpectedly #GP
KBL036 X X X X X X X No Fix
Intel® PT OVF Packet May be Lost if
Immediately Preceding a TraceStop
KBL037 X X X X X X X No Fix
WRMSR to IA32_BIOS_UPDT_TRIG
May be Counted as Multiple
Instructions
KBL038 X X X X X X X No Fix
Branch Instructions May Initialize
MPX Bound Registers Incorrectly
KBL039 X X X X X X X No Fix
Writing a Non-Canonical Value to an
LBR MSR Does Not Signal a #GP
When Intel® PT is Enabled
KBL040 X X X X X X X No Fix
Processor May Run Intel® AVX Code
Much Slower Than Expected
KBL041 X X X X X X X No Fix
Intel® PT Buffer Overflow May Result
in Incorrect Packets
KBL042 X X X X X X X No Fix
Last Level Cache Performance
Monitoring Events May Be Inaccurate
KBL043 X X X X X X X No Fix
#GP Occurs Rather Than #DB on
Code Page Split Inside an Intel® SGX
Enclave