Motorola ColdFire MCF5282 User manual

Category
Networking
Type
User manual

This manual is also suitable for

MCF5282UM/D
Rev. 2
1/2004
MCF5282 ColdFire
®
Microcontroller Users Manual
Devices Supported:
MCF5281
HOW TO REACH US:
USA/EUROPE/LOCATIONS NOT LISTED:
Motorola Literature Distribution;
P.O. Box 5405
Denver, Colorado 80217
1-800-521-6274 or 480-768-2130
JAPAN:
Motorola Japan Ltd.;
SPS, Technical Information Center,
3-20-1, Minami-Azabu Minato-ku,
Tokyo 106-8573 Japan
81-3-3440-3569
ASIA/PACIFIC:
Motorola Semiconductors H.K. Ltd.;
Silicon Harbour Centre
2 Dai King Street,
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
852-26668334
HOME PAGE:
http://motorola.com/semiconductors
Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital
dna is a trademark of Motorola, Inc. All other product or service names are the property of their
respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
© Motorola, Inc. 2004
Information in this document is provided solely to enable system and software implementers to use
Motorola products. There are no express or implied copyright licenses granted hereunder to design
or fabricate any integrated circuits or integrated circuits based on the information in this document.
Motorola reserves the right to make changes without further notice to any products herein.
Motorola makes no warranty, representation or guarantee regarding the suitability of its products
for any particular purpose, nor does Motorola assume any liability arising out of the application or
use of any product or circuit, and specifically disclaims any and all liability, including without
limitation consequential or incidental damages. “Typical” parameters which may be provided in
Motorola data sheets and/or specifications can and do vary in different applications and actual
performance may vary over time. All operating parameters, including “Typicals” must be validated
for each customer application by customer’s technical experts. Motorola does not convey any
license under its patent rights nor the rights of others. Motorola products are not designed,
intended, or authorized for use as components in systems intended for surgical implant into the
body, or other applications intended to support or sustain life, or for any other application in which
the failure of the Motorola product could create a situation where personal injury or death may
occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized
application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries,
affiliates, and distributors harmless against all claims, costs, damages, and expenses, and
reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that Motorola was
negligent regarding the design or manufacture of the part.
Overview
ColdFire Core
Enhanced Multiply-Accumulate Unit (EMAC)
Cache
Static RAM (SRAM)
ColdFire Flash Module (CFM)
Power Management
System Control Module (SCM)
Clock Module
Interrupt Controller Modules
Edge Port Module (EPORT)
Chip Select Module
External Interface Module (EIM)
Synchronous DRAM Controller Module
DMA Controller Module
Fast Ethernet Controller (FEC)
Watchdog Timer Module
Programmable Interrupt Timer (PIT) Modules
General Purpose Timer (GPT) Modules
FlexCAN Module
General Purpose I/O Module
I
2
C Module
3
4
5
7
8
9
10
11
12
13
15
16
17
18
19
24
6
20
25
26
21
23
22
DMA Timers
Queued Serial Peripheral Interface Module (QSPI)
UART Modules
1
2
27
28
29
30
31
32
33
A
Chip Configuration Module (CCM)
Queued Analog-to-Digital Converter (QADC)
Reset Controller Module
Debug Support
IEEE 1149.1 Test Access Port (JTAG)
Mechanical Data
Electrical Characteristics
Appendix A: List of Memory Maps
IND
Index
Signal Descriptions
14
Overview
ColdFire Core
Enhanced Multiply-Accumulate Unit (EMAC)
Cache
Static RAM (SRAM)
ColdFire Flash Module (CFM)
Power Management
System Control Module (SCM)
Clock Module
Interrupt Controller Modules
Edge Port Module (EPORT)
Chip Select Module
External Interface Module (EIM)
Signal Descriptions
Synchronous DRAM Controller Module
DMA Controller Module
Fast Ethernet Controller (FEC)
Watchdog Timer Module
Programmable Interrupt Timer (PIT) Modules
General Purpose Timer (GPT) Modules
FlexCAN Module
General Purpose I/O Module
I
2
C Module
3
4
5
7
8
9
10
11
12
13
14
15
16
17
18
19
24
6
20
25
26
21
23
22
DMA Timers
Queued Serial Peripheral Interface Module (QSPI)
UART Modules
1
2
27
28
29
30
31
32
33
A
Chip Configuration Module (CCM)
Queued Analog-to-Digital Converter (QADC)
Reset Controller Module
Debug Support
IEEE 1149.1 Test Access Port (JTAG)
Mechanical Data
Electrical Characteristics
Appendix A: List of Memory Maps
IND
Index
CONTENTS
Paragraph
Number
Title
Page
Number
MOTOROLA Contents v
Chapter 1
Overview
1.1 MCF5282 Key Features...................................................................................... 1-1
1.1.1 Version 2 ColdFire Core................................................................................. 1-8
1.1.2 System Control Module................................................................................ 1-10
1.1.3 External Interface Module (EIM) ................................................................. 1-10
1.1.4 Chip Select.................................................................................................... 1-11
1.1.5 Power Management ...................................................................................... 1-11
1.1.6 General Input/Output Ports........................................................................... 1-11
1.1.7 Interrupt Controllers (INTC0/INTC1).......................................................... 1-11
1.1.8 SDRAM Controller....................................................................................... 1-11
1.1.9 Test Access Port............................................................................................ 1-12
1.1.10 UART Modules............................................................................................. 1-12
1.1.11 DMA Timers (DTIM0-DTIM3) ................................................................... 1-13
1.1.12 General-Purpose Timers (GPTA/GPTB)...................................................... 1-13
1.1.13 Periodic Interrupt Timers (PIT0-PIT3)......................................................... 1-13
1.1.14 Software Watchdog Timer............................................................................ 1-14
1.1.15 Phase Locked Loop (PLL)............................................................................ 1-14
1.1.16 DMA Controller............................................................................................ 1-14
1.1.17 Reset.............................................................................................................. 1-14
1.2 MCF5282-Specific Features ............................................................................. 1-15
1.2.1 Fast Ethernet Controller (FEC)..................................................................... 1-15
1.2.2 FlexCAN....................................................................................................... 1-15
1.2.3 I
2
C Bus.......................................................................................................... 1-15
1.2.4 Queued Serial Peripheral Interface (QSPI)................................................... 1-15
1.2.5 Queued Analog-to-Digital Converter (QADC) ............................................ 1-15
Chapter 2
ColdFire Core
2.1 Processor Pipelines ............................................................................................. 2-1
2.2 Processor Register Description........................................................................... 2-2
2.2.1 User Programming Model .............................................................................. 2-2
2.2.2 EMAC Programming Model ......................................................................... 2-5
2.2.3 Supervisor Programming Model..................................................................... 2-5
vi MCF5282 User’s Manual MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
2.3 Programming Model ........................................................................................... 2-8
2.4 Additions to the Instruction Set Architecture ..................................................... 2-9
2.5 Exception Processing Overview ....................................................................... 2-10
2.6 Exception Stack Frame Definition.................................................................... 2-12
2.7 Processor Exceptions ........................................................................................ 2-13
2.7.1 Access Error Exception ................................................................................ 2-13
2.7.2 Address Error Exception............................................................................... 2-14
2.7.3 Illegal Instruction Exception......................................................................... 2-14
2.7.4 Divide-By-Zero............................................................................................. 2-14
2.7.5 Privilege Violation........................................................................................ 2-14
2.7.6 Trace Exception ............................................................................................ 2-14
2.7.7 Unimplemented Line-A Opcode................................................................... 2-15
2.7.8 Unimplemented Line-F Opcode ................................................................... 2-15
2.7.9 Debug Interrupt............................................................................................. 2-15
2.7.10 RTE and Format Error Exception................................................................. 2-16
2.7.11 TRAP Instruction Exception......................................................................... 2-16
2.7.12 Interrupt Exception ....................................................................................... 2-16
2.7.13 Fault-on-Fault Halt ....................................................................................... 2-16
2.7.14 Reset Exception ............................................................................................ 2-16
2.8 Instruction Execution Timing ........................................................................... 2-21
2.8.1 Timing Assumptions..................................................................................... 2-21
2.8.2 MOVE Instruction Execution Times ............................................................ 2-22
2.9 Standard One Operand Instruction Execution Times ....................................... 2-24
2.10 Standard Two Operand Instruction Execution Times....................................... 2-24
2.11 Miscellaneous Instruction Execution Times..................................................... 2-26
2.12 EMAC Instruction Execution Times ................................................................ 2-27
2.13 Branch Instruction Execution Times ................................................................ 2-28
2.14 ColdFire Instruction Set Architecture Enhancements ...................................... 2-28
Chapter 3
Enhanced Multiply-Accumulate Unit (EMAC)
3.1 Multiply-Accumulate Unit.................................................................................. 3-1
3.2 Introduction to the MAC..................................................................................... 3-2
3.3 General Operation............................................................................................... 3-3
3.4 Memory Map/Register Set.................................................................................. 3-6
3.4.1 MAC Status Register (MACSR) .................................................................... 3-6
3.4.2 Mask Register (MASK)................................................................................ 3-11
3.5 EMAC Instruction Set Summary...................................................................... 3-12
3.5.1 EMAC Instruction Execution Times ............................................................ 3-12
3.5.2 Data Representation...................................................................................... 3-13
3.5.3 MAC Opcodes .............................................................................................. 3-14
CONTENTS
Paragraph
Number
Title
Page
Number
MOTOROLA Contents vii
Chapter 4
Cache
4.1 Cache Features.................................................................................................... 4-1
4.2 Cache Physical Organization .............................................................................. 4-1
4.3 Cache Operation ................................................................................................. 4-3
4.3.1 Interaction with Other Modules...................................................................... 4-3
4.3.2 Memory Reference Attributes ........................................................................ 4-4
4.3.3 Cache Coherency and Invalidation................................................................. 4-4
4.3.4 Reset................................................................................................................ 4-5
4.3.5 Cache Miss Fetch Algorithm/Line Fills ......................................................... 4-5
4.4 Cache Programming Model ................................................................................ 4-7
4.4.1 Cache Registers Memory Map ....................................................................... 4-7
4.4.2 Cache Registers............................................................................................... 4-7
Chapter 5
Static RAM (SRAM)
5.1 SRAM Features................................................................................................... 5-1
5.2 SRAM Operation ................................................................................................ 5-1
5.3 SRAM Programming Model............................................................................... 5-1
5.3.1 SRAM Base Address Register (RAMBAR)................................................... 5-2
5.3.2 SRAM Initialization........................................................................................ 5-3
5.3.3 SRAM Initialization Code .............................................................................. 5-4
5.3.4 Power Management ........................................................................................ 5-4
Chapter 6
ColdFire Flash Module (CFM)
6.1 Features............................................................................................................... 6-1
6.2 Block Diagram.................................................................................................... 6-2
6.3 Memory Map ...................................................................................................... 6-4
6.3.1 CFM Configuration Field ............................................................................... 6-5
6.3.2 Flash Base Address Register (FLASHBAR).................................................. 6-5
6.3.3 CFM Registers ................................................................................................ 6-8
6.3.4 Register Descriptions...................................................................................... 6-9
6.4 CFM Operation ................................................................................................. 6-17
6.4.1 Read Operations............................................................................................ 6-17
6.4.2 Write Operations........................................................................................... 6-17
6.4.3 Program and Erase Operations ..................................................................... 6-17
6.4.4 Stop Mode..................................................................................................... 6-22
6.4.5 Master Mode................................................................................................. 6-23
viii MCF5282 User’s Manual MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
6.5 Flash Security Operation .................................................................................. 6-23
6.5.1 Back Door Access......................................................................................... 6-24
6.5.2 Erase Verify Check....................................................................................... 6-24
6.6 Reset.................................................................................................................. 6-24
6.7 Interrupts........................................................................................................... 6-25
Chapter 7
Power Management
7.1 Features............................................................................................................... 7-1
7.2 Memory Map and Registers................................................................................ 7-1
7.2.1 Programming Model....................................................................................... 7-1
7.2.2 Memory Map .................................................................................................. 7-2
7.2.3 Register Descriptions...................................................................................... 7-2
7.3 Functional Description........................................................................................ 7-5
7.3.1 Low-Power Modes.......................................................................................... 7-5
7.3.2 Peripheral Behavior in Low-Power Modes .................................................... 7-7
7.3.3 Summary of Peripheral State During Low-Power Modes............................ 7-16
Chapter 8
System Control Module (SCM)
8.1 Overview............................................................................................................. 8-1
8.2 Features............................................................................................................... 8-1
8.3 Memory Map and Register Definition................................................................ 8-2
8.4 Register Descriptions.......................................................................................... 8-3
8.4.1 Internal Peripheral System Base Address Register (IPSBAR)....................... 8-3
8.4.2 Memory Base Address Register (RAMBAR) ................................................ 8-4
8.4.3 Core Reset Status Register (CRSR)................................................................ 8-6
8.4.4 Core Watchdog Control Register (CWCR) .................................................... 8-6
8.4.5 Core Watchdog Service Register (CWSR)..................................................... 8-9
8.5 Internal Bus Arbitration ...................................................................................... 8-9
8.5.1 Overview....................................................................................................... 8-11
8.5.2 Arbitration Algorithms ................................................................................. 8-11
8.5.3 Bus Master Park Register (MPARK)............................................................ 8-12
8.6 System Access Control Unit (SACU)............................................................... 8-14
8.6.1 Overview....................................................................................................... 8-14
8.6.2 Features......................................................................................................... 8-14
8.6.3 Memory Map/Register Definition ................................................................ 8-15
CONTENTS
Paragraph
Number
Title
Page
Number
MOTOROLA Contents ix
Chapter 9
Clock Module
9.1 Features............................................................................................................... 9-1
9.2 Modes of Operation ............................................................................................ 9-1
9.2.1 Normal PLL Mode.......................................................................................... 9-1
9.2.2 1:1 PLL Mode................................................................................................. 9-2
9.2.3 External Clock Mode...................................................................................... 9-2
9.3 Low-power Mode Operation .............................................................................. 9-2
9.4 Block Diagram.................................................................................................... 9-3
9.5 Signal Descriptions ............................................................................................. 9-4
9.5.1 EXTAL ........................................................................................................... 9-4
9.5.2 XTAL.............................................................................................................. 9-5
9.5.3 CLKOUT ........................................................................................................ 9-5
9.5.4 CLKMOD[1:0] ............................................................................................... 9-5
9.5.5 RSTOUT......................................................................................................... 9-5
9.6 Memory Map and Registers................................................................................ 9-5
9.6.1 Module Memory Map..................................................................................... 9-5
9.6.2 Register Descriptions...................................................................................... 9-6
9.7 Functional Description...................................................................................... 9-10
9.7.1 System Clock Modes .................................................................................... 9-10
9.7.2 Clock Operation During Reset...................................................................... 9-11
9.7.3 System Clock Generation ............................................................................. 9-11
9.7.4 PLL Operation .............................................................................................. 9-12
Chapter 10
Interrupt Controller Modules
10.1 68K/ColdFire Interrupt Architecture Overview ............................................... 10-1
10.1.1 Interrupt Controller Theory of Operation ..................................................... 10-3
10.2 Memory Map .................................................................................................... 10-5
10.3 Register Descriptions........................................................................................ 10-6
10.3.1 Interrupt Pending Registers (IPRHn, IPRLn)............................................... 10-6
10.3.2 Interrupt Mask Register (IMRHn, IMRLn) .................................................. 10-8
10.3.3 Interrupt Force Registers (INTFRCHn, INTFRCLn)................................... 10-9
10.3.4 Interrupt Request Level Register (IRLRn) ................................................. 10-10
10.3.5 Interrupt Acknowledge Level and Priority Register (IACKLPRn) ............ 10-11
10.3.6 Interrupt Control Register (ICRnx, (x = 1, 2,..., 63)).................................. 10-11
10.3.7 Software and Level n IACK Registers (SWIACKR, L1IACK–L7IACK). 10-15
10.4 Prioritization Between Interrupt Controllers .................................................. 10-16
10.5 Low-Power Wakeup Operation ...................................................................... 10-17
x MCF5282 User’s Manual MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
Chapter 11
Edge Port Module (EPORT)
11.1 Introduction....................................................................................................... 11-1
11.2 Low-Power Mode Operation ............................................................................ 11-1
11.3 Interrupt/General-Purpose I/O Pin Descriptions............................................... 11-2
11.4 Memory Map and Registers.............................................................................. 11-3
11.4.1 Memory Map ................................................................................................ 11-3
11.4.2 Registers........................................................................................................ 11-3
Chapter 12
Chip Select Module
12.1 Overview........................................................................................................... 12-1
12.2 Chip Select Module Signals.............................................................................. 12-1
12.3 Chip Select Operation....................................................................................... 12-3
12.3.1 General Chip Select Operation ..................................................................... 12-3
12.4 Chip Select Registers ........................................................................................ 12-5
12.4.1 Chip Select Module Registers....................................................................... 12-6
Chapter 13
External Interface Module (EIM)
13.1 Features............................................................................................................. 13-1
13.2 Bus and Control Signals ................................................................................... 13-1
13.3 Bus Characteristics ........................................................................................... 13-2
13.4 Data Transfer Operation ................................................................................... 13-2
13.4.1 Bus Cycle Execution..................................................................................... 13-3
13.4.2 Data Transfer Cycle States ........................................................................... 13-5
13.4.3 Read Cycle.................................................................................................... 13-6
13.4.4 Write Cycle................................................................................................... 13-8
13.4.5 Fast Termination Cycles ............................................................................... 13-9
13.4.6 Back-to-Back Bus Cycles ........................................................................... 13-10
13.4.7 Burst Cycles................................................................................................ 13-10
13.5 Misaligned Operands ...................................................................................... 13-14
Chapter 14
Signal Descriptions
14.1 Overview........................................................................................................... 14-1
14.1.1 Single-Chip Mode....................................................................................... 14-17
14.1.2 External Boot Mode.................................................................................... 14-17
CONTENTS
Paragraph
Number
Title
Page
Number
MOTOROLA Contents xi
14.2 MCF5282 External Signals............................................................................. 14-18
14.2.1 External Interface Module (EIM) Signals .................................................. 14-18
14.2.2 SDRAM Controller Signals........................................................................ 14-21
14.2.3 Clock and Reset Signals ............................................................................. 14-22
14.2.4 Chip Configuration Signals ........................................................................ 14-22
14.2.5 External Interrupt Signals ........................................................................... 14-23
14.2.6 Ethernet Module Signals............................................................................. 14-23
14.2.7 Queued Serial Peripheral Interface (QSPI) Signals.................................... 14-25
14.2.8 FlexCAN Signals ........................................................................................ 14-26
14.2.9 I
2
C Signals .................................................................................................. 14-26
14.2.10 UART Module Signals ............................................................................... 14-26
14.2.11 General Purpose Timer Signals .................................................................. 14-27
14.2.12 DMA Timer Signals.................................................................................... 14-28
14.2.13 Analog-to-Digital Converter Signals.......................................................... 14-29
14.2.14 Debug Support Signals ............................................................................... 14-30
14.2.15 Test Signals................................................................................................. 14-32
14.2.16 Power and Reference Signals ..................................................................... 14-33
Chapter 15
Synchronous DRAM Controller Module
15.1 Overview........................................................................................................... 15-1
15.1.1 Definitions .................................................................................................... 15-1
15.1.2 Block Diagram and Major Components ....................................................... 15-2
15.2 SDRAM Controller Operation.......................................................................... 15-3
15.2.1 DRAM Controller Signals ............................................................................ 15-4
15.2.2 Memory Map for SDRAMC Registers......................................................... 15-4
15.2.3 General Synchronous Operation Guidelines................................................. 15-9
15.2.4 Initialization Sequence................................................................................ 15-17
15.3 SDRAM Example ........................................................................................... 15-19
15.3.1 SDRAM Interface Configuration................................................................ 15-20
15.3.2 DCR Initialization....................................................................................... 15-20
15.3.3 DACR Initialization.................................................................................... 15-21
15.3.4 DMR Initialization...................................................................................... 15-22
15.3.5 Mode Register Initialization ....................................................................... 15-23
15.3.6 Initialization Code....................................................................................... 15-24
Chapter 16
DMA Controller Module
16.1 Overview........................................................................................................... 16-1
16.1.1 DMA Module Features ................................................................................. 16-2
xii MCF5282 User’s Manual MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
16.2 DMA Request Control (DMAREQC) .............................................................. 16-3
16.3 DMA Transfer Overview.................................................................................. 16-4
16.4 DMA Controller Module Programming Model................................................ 16-5
16.4.1 Source Address Registers (SAR0–SAR3) .................................................... 16-6
16.4.2 Destination Address Registers (DAR0–DAR3) ........................................... 16-6
16.4.3 Byte Count Registers (BCR0–BCR3) .......................................................... 16-7
16.4.4 DMA Control Registers (DCR0–DCR3)...................................................... 16-8
16.4.5 DMA Status Registers (DSR0–DSR3) ....................................................... 16-10
16.5 DMA Controller Module Functional Description .......................................... 16-11
16.5.1 Transfer Requests (Cycle-Steal and Continuous Modes)........................... 16-11
16.5.2 Data Transfer Modes .................................................................................. 16-12
16.5.3 Channel Initialization and Startup .............................................................. 16-13
16.5.4 Data Transfer .............................................................................................. 16-14
16.5.5 Termination................................................................................................. 16-15
Chapter 17
Fast Ethernet Controller (FEC)
17.1 Overview........................................................................................................... 17-1
17.1.1 Features......................................................................................................... 17-1
17.2 Modes of Operation .......................................................................................... 17-2
17.2.1 Full and Half Duplex Operation ................................................................... 17-2
17.2.2 Interface Options........................................................................................... 17-2
17.2.3 Address Recognition Options ....................................................................... 17-3
17.2.4 Internal Loopback......................................................................................... 17-3
17.3 FEC Top-Level Functional Diagram ................................................................ 17-4
17.4 Functional Description...................................................................................... 17-5
17.4.1 Initialization Sequence.................................................................................. 17-6
17.4.2 User Initialization (Prior to Asserting ECR[ETHER_EN]).......................... 17-6
17.4.3 Microcontroller Initialization........................................................................ 17-7
17.4.4 User Initialization (After Asserting ECR[ETHER_EN]) ............................. 17-7
17.4.5 Network Interface Options............................................................................ 17-8
17.4.6 FEC Frame Transmission ............................................................................. 17-9
17.4.7 FEC Frame Reception................................................................................. 17-10
17.4.8 Ethernet Address Recognition .................................................................... 17-11
17.4.9 Hash Algorithm........................................................................................... 17-13
17.4.10 Full Duplex Flow Control........................................................................... 17-16
17.4.11 Inter-Packet Gap (IPG) Time...................................................................... 17-17
17.4.12 Collision Handling...................................................................................... 17-17
17.4.13 Internal and External Loopback.................................................................. 17-17
17.4.14 Ethernet Error-Handling Procedure............................................................ 17-18
17.5 Programming Model ....................................................................................... 17-20
CONTENTS
Paragraph
Number
Title
Page
Number
MOTOROLA Contents xiii
17.5.1 Top Level Module Memory Map ............................................................... 17-20
17.5.2 Detailed Memory Map (Control/Status Registers) ..................................... 17-20
17.5.3 MIB Block Counters Memory Map............................................................ 17-21
17.5.4 Registers...................................................................................................... 17-23
17.6 Buffer Descriptors........................................................................................... 17-45
17.6.1 Driver/DMA Operation with Buffer Descriptors........................................ 17-45
17.6.2 Ethernet Receive Buffer Descriptor (RxBD).............................................. 17-47
17.6.3 Ethernet Transmit Buffer Descriptor (TxBD) ............................................ 17-49
Chapter 18
Watchdog Timer Module
18.1 Introduction....................................................................................................... 18-1
18.2 Low-Power Mode Operation ............................................................................ 18-1
18.3 Block Diagram.................................................................................................. 18-2
18.4 Signals............................................................................................................... 18-2
18.5 Memory Map and Registers.............................................................................. 18-2
18.5.1 Memory Map ................................................................................................ 18-2
18.5.2 Registers........................................................................................................ 18-3
Chapter 19
Programmable Interrupt Timer Modules (PIT0–PIT3)
19.1 Overview........................................................................................................... 19-1
19.2 Block Diagram.................................................................................................. 19-1
19.3 Low-Power Mode Operation ............................................................................ 19-2
19.4 Signals............................................................................................................... 19-2
19.5 Memory Map and Registers.............................................................................. 19-3
19.5.1 Memory Map ................................................................................................ 19-3
19.5.2 Registers........................................................................................................ 19-3
19.6 Functional Description...................................................................................... 19-6
19.6.1 Set-and-Forget Timer Operation................................................................... 19-6
19.6.2 Free-Running Timer Operation .................................................................... 19-7
19.6.3 Timeout Specifications ................................................................................. 19-7
19.7 Interrupt Operation ........................................................................................... 19-8
Chapter 20
General Purpose Timer Modules
(GPTA and GPTB)
20.1 Features............................................................................................................. 20-1
20.2 Block Diagram.................................................................................................. 20-2
xiv MCF5282 User’s Manual MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
20.3 Low-Power Mode Operation ............................................................................ 20-3
20.4 Signal Description............................................................................................. 20-3
20.4.1 GPTn[2:0] ..................................................................................................... 20-3
20.4.2 GPTn3........................................................................................................... 20-4
20.4.3 SYNCn.......................................................................................................... 20-4
20.5 Memory Map and Registers.............................................................................. 20-4
20.5.1 GPT Input Capture/Output Compare Select Register (GPTIOS) ................. 20-5
20.5.2 GPT Compare Force Register (GPCFORC)................................................. 20-6
20.5.3 GPT Output Compare 3 Mask Register (GPTOC3M).................................. 20-6
20.5.4 GPT Output Compare 3 Data Register (GPTOC3D).................................... 20-7
20.5.5 GPT Counter Register (GPTCNT) ............................................................... 20-7
20.5.6 GPT System Control Register 1 (GPTSCR1)............................................... 20-8
20.5.7 GPT Toggle-On-Overflow Register (GPTTOV).......................................... 20-9
20.5.8 GPT Control Register 1 (GPTCTL1)............................................................ 20-9
20.5.9 GPT Control Register 2 (GPTCTL2).......................................................... 20-10
20.5.10 GPT Interrupt Enable Register (GPTIE) .................................................... 20-10
20.5.11 GPT System Control Register 2 (GPTSCR2)............................................. 20-11
20.5.12 GPT Flag Register 1 (GPTFLG1)............................................................... 20-12
20.5.13 GPT Flag Register 2 (GPTFLG2)............................................................... 20-12
20.5.14 GPT Channel Registers (GPTCn)............................................................... 20-13
20.5.15 Pulse Accumulator Control Register (GPTPACTL) .................................. 20-13
20.5.16 Pulse Accumulator Flag Register (GPTPAFLG)........................................ 20-14
20.5.17 Pulse Accumulator Counter Register (GPTPACNT) ................................. 20-15
20.5.18 GPT Port Data Register (GPTPORT)......................................................... 20-16
20.5.19 GPT Port Data Direction Register (GPTDDR)........................................... 20-16
20.6 Functional Description.................................................................................... 20-17
20.6.1 Prescaler...................................................................................................... 20-17
20.6.2 Input Capture .............................................................................................. 20-17
20.6.3 Output Compare.......................................................................................... 20-17
20.6.4 Pulse Accumulator...................................................................................... 20-18
20.6.5 Event Counter Mode................................................................................... 20-18
20.6.6 Gated Time Accumulation Mode ............................................................... 20-19
20.6.7 General-Purpose I/O Ports.......................................................................... 20-19
20.7 Reset................................................................................................................ 20-21
20.8 Interrupts......................................................................................................... 20-21
20.8.1 GPT Channel Interrupts (CnF) ................................................................... 20-22
20.8.2 Pulse Accumulator Overflow (PAOVF)..................................................... 20-22
20.8.3 Pulse Accumulator Input (PAIF) ................................................................ 20-22
20.8.4 Timer Overflow (TOF) ............................................................................... 20-22
CONTENTS
Paragraph
Number
Title
Page
Number
MOTOROLA Contents xv
Chapter 21
DMA Timers (DTIM0–DTIM3)
21.1 Overview........................................................................................................... 21-1
21.1.1 Key Features ................................................................................................. 21-2
21.2 DMA Timer Programming Model.................................................................... 21-2
21.2.1 Prescaler........................................................................................................ 21-2
21.2.2 Capture Mode ............................................................................................... 21-3
21.2.3 Reference Compare....................................................................................... 21-3
21.2.4 Output Mode................................................................................................. 21-3
21.2.5 Memory Map ................................................................................................ 21-3
21.2.6 DMA Timer Mode Registers (DTMRn)....................................................... 21-4
21.2.7 DMA Timer Extended Mode Registers (DTXMRn).................................... 21-5
21.2.8 DMA Timer Event Registers (DTERn)........................................................ 21-6
21.2.9 DMA Timer Reference Registers (DTRRn)................................................. 21-7
21.2.10 DMA Timer Capture Registers (DTCRn) .................................................... 21-7
21.2.11 DMA Timer Counters (DTCNn) .................................................................. 21-8
21.3 Using the DMA Timer Modules....................................................................... 21-8
21.3.1 Code Example............................................................................................... 21-9
21.3.2 Calculating Time-Out Values ..................................................................... 21-10
Chapter 22
Queued Serial Peripheral Interface
(QSPI) Module
22.1 Overview........................................................................................................... 22-1
22.2 Features............................................................................................................. 22-1
22.3 Module Description .......................................................................................... 22-1
22.3.1 Interface and Signals..................................................................................... 22-2
22.3.2 Internal Bus Interface.................................................................................... 22-3
22.4 Operation .......................................................................................................... 22-3
22.4.1 QSPI RAM.................................................................................................... 22-4
22.4.2 Baud Rate Selection...................................................................................... 22-6
22.4.3 Transfer Delays............................................................................................. 22-7
22.4.4 Transfer Length............................................................................................. 22-8
22.4.5 Data Transfer ................................................................................................ 22-8
22.5 Programming Model ......................................................................................... 22-9
22.5.1 QSPI Mode Register (QMR) ...................................................................... 22-10
22.5.2 QSPI Delay Register (QDLYR) ................................................................. 22-11
22.5.3 QSPI Wrap Register (QWR)....................................................................... 22-12
22.5.4 QSPI Interrupt Register (QIR).................................................................... 22-13
22.5.5 QSPI Address Register (QAR) ................................................................... 22-14
xvi MCF5282 User’s Manual MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
22.5.6 QSPI Data Register (QDR)......................................................................... 22-14
22.5.7 Command RAM Registers (QCR0–QCR15).............................................. 22-15
22.5.8 Programming Example ............................................................................... 22-16
Chapter 23
UART Modules
23.1 Overview........................................................................................................... 23-1
23.2 Serial Module Overview................................................................................... 23-2
23.3 Register Descriptions........................................................................................ 23-3
23.3.1 UART Mode Registers 1 (UMR1n).............................................................. 23-4
23.3.2 UART Mode Register 2 (UMR2n) ............................................................... 23-6
23.3.3 UART Status Registers (USRn) ................................................................... 23-7
23.3.4 UART Clock Select Registers (UCSRn) ...................................................... 23-8
23.3.5 UART Command Registers (UCRn) ............................................................ 23-9
23.3.6 UART Receive Buffers (URBn)................................................................. 23-11
23.3.7 UART Transmit Buffers (UTBn) ............................................................... 23-11
23.3.8 UART Input Port Change Registers (UIPCRn).......................................... 23-12
23.3.9 UART Auxiliary Control Register (UACRn)............................................. 23-13
23.3.10 UART Interrupt Status/Mask Registers (UISRn/UIMRn).......................... 23-13
23.3.11 UART Baud Rate Generator Registers (UBG1n/UBG2n) ......................... 23-14
23.3.12 UART Input Port Register (UIPn).............................................................. 23-15
23.3.13 UART Output Port Command Registers (UOP1n/UOP0n) ....................... 23-15
23.4 UART Module Signal Definitions.................................................................. 23-17
23.5 Operation ........................................................................................................ 23-18
23.5.1 Transmitter/Receiver Clock Source............................................................ 23-18
23.5.2 Transmitter and Receiver Operating Modes............................................... 23-20
23.5.3 Looping Modes........................................................................................... 23-25
23.5.4 Multidrop Mode.......................................................................................... 23-26
23.5.5 Bus Operation ............................................................................................. 23-28
23.5.6 Programming .............................................................................................. 23-28
Chapter 24
I
2
C Interface
24.1 Overview........................................................................................................... 24-1
24.2 Interface Features.............................................................................................. 24-1
24.3 I
2
C System Configuration................................................................................. 24-3
24.4 I
2
C Protocol ...................................................................................................... 24-3
24.4.1 Arbitration Procedure ................................................................................... 24-4
24.4.2 Clock Synchronization.................................................................................. 24-5
24.4.3 Handshaking ................................................................................................. 24-5
CONTENTS
Paragraph
Number
Title
Page
Number
MOTOROLA Contents xvii
24.4.4 Clock Stretching ........................................................................................... 24-5
24.5 Programming Model ......................................................................................... 24-6
24.5.1 I
2
C Address Register (I2ADR)..................................................................... 24-6
24.5.2 I
2
C Frequency Divider Register (I2FDR)..................................................... 24-7
24.5.3 I
2
C Control Register (I2CR)......................................................................... 24-8
24.5.4 I
2
C Status Register (I2SR)............................................................................ 24-9
24.5.5 I
2
C Data I/O Register (I2DR) ..................................................................... 24-10
24.6 I
2
C Programming Examples ........................................................................... 24-10
24.6.1 Initialization Sequence................................................................................ 24-10
24.6.2 Generation of START................................................................................. 24-11
24.6.3 Post-Transfer Software Response............................................................... 24-11
24.6.4 Generation of STOP.................................................................................... 24-12
24.6.5 Generation of Repeated START................................................................. 24-13
24.6.6 Slave Mode ................................................................................................. 24-13
24.6.7 Arbitration Lost........................................................................................... 24-14
Chapter 25
FlexCAN
25.1 Features............................................................................................................. 25-1
25.1.1 FlexCAN Memory Map................................................................................ 25-3
25.1.2 External Signals ............................................................................................ 25-3
25.2 The CAN System .............................................................................................. 25-4
25.3 Message Buffers ............................................................................................... 25-4
25.3.1 Message Buffer Structure ............................................................................. 25-4
25.3.2 Message Buffer Memory Map...................................................................... 25-7
25.4 Functional Overview......................................................................................... 25-8
25.4.1 Transmit Process........................................................................................... 25-9
25.4.2 Receive Process ............................................................................................ 25-9
25.4.3 Message Buffer Handling ........................................................................... 25-10
25.4.4 Remote Frames ........................................................................................... 25-12
25.4.5 Overload Frames......................................................................................... 25-13
25.4.6 Time Stamp................................................................................................. 25-13
25.4.7 Listen-Only Mode....................................................................................... 25-13
25.4.8 Bit Timing................................................................................................... 25-14
25.4.9 FlexCAN Error Counters............................................................................ 25-15
25.4.10 FlexCAN Initialization Sequence ............................................................... 25-16
25.4.11 Special Operating Modes............................................................................ 25-17
25.4.12 Interrupts..................................................................................................... 25-19
25.5 Programmer’s Model ...................................................................................... 25-20
25.5.1 CAN Module Configuration Register (CANMCR).................................... 25-20
25.5.2 FlexCAN Control Register 0 (CANCTRL0).............................................. 25-22
xviii MCF5282 User’s Manual MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
25.5.3 FlexCAN Control Register 1 (CANCTRL1).............................................. 25-23
25.5.4 Prescaler Divide Register (PRESDIV) ....................................................... 25-24
25.5.5 FlexCAN Control Register 2 (CANCTRL2).............................................. 25-25
25.5.6 Free Running Timer (TIMER).................................................................... 25-26
25.5.7 Rx Mask Registers...................................................................................... 25-26
25.5.8 FlexCAN Error and Status Register (ESTAT) ........................................... 25-28
25.5.9 Interrupt Mask Register (IMASK).............................................................. 25-30
25.5.10 Interrupt Flag Register (IFLAG)................................................................. 25-31
25.5.11 FlexCAN Receive Error Counter (RXECTR) ............................................ 25-32
25.5.12 FlexCAN Transmit Error Counter (TXECTR)........................................... 25-32
Chapter 26
General Purpose I/O Module
26.1 Introduction....................................................................................................... 26-1
26.1.1 Overview....................................................................................................... 26-3
26.1.2 Features......................................................................................................... 26-3
26.1.3 Modes of Operation ...................................................................................... 26-3
26.2 External Signal Description .............................................................................. 26-4
26.3 Memory Map/Register Definition .................................................................... 26-6
26.3.1 Register Overview ........................................................................................ 26-6
26.3.2 Register Descriptions.................................................................................... 26-8
26.4 Functional Description.................................................................................... 26-25
26.4.1 Overview..................................................................................................... 26-25
26.4.2 Port Digital I/O Timing .............................................................................. 26-25
26.5 Initialization/Application Information............................................................ 26-26
Chapter 27
Queued Analog-to-Digital Converter (QADC)
27.1 Features............................................................................................................. 27-1
27.2 Block Diagram.................................................................................................. 27-2
27.3 Modes of Operation .......................................................................................... 27-3
27.3.1 Debug Mode ................................................................................................. 27-3
27.3.2 Stop Mode..................................................................................................... 27-3
27.4 Signals............................................................................................................... 27-4
27.4.1 Port QA Signal Functions............................................................................. 27-4
27.4.2 Port QB Signal Functions ............................................................................. 27-5
27.4.3 External Trigger Input Signals...................................................................... 27-6
27.4.4 Multiplexed Address Output Signals............................................................ 27-6
27.4.5 Multiplexed Analog Input Signals................................................................ 27-6
27.4.6 Voltage Reference Signals............................................................................ 27-7
CONTENTS
Paragraph
Number
Title
Page
Number
MOTOROLA Contents xix
27.4.7 Dedicated Analog Supply Signals ................................................................ 27-7
27.4.8 Dedicated Digital I/O Port Supply Signal..................................................... 27-7
27.5 Memory Map .................................................................................................... 27-7
27.6 Register Descriptions........................................................................................ 27-8
27.6.1 QADC Module Configuration Register (QADCMCR)................................ 27-8
27.6.2 QADC Test Register (QADCTEST) ............................................................ 27-9
27.6.3 Port Data Registers (PORTQA and PORTQB) ............................................ 27-9
27.6.4 Port QA and QB Data Direction Register (DDRQA and DDRQB)........... 27-10
27.6.5 Control Registers ........................................................................................ 27-11
27.6.6 Status Registers........................................................................................... 27-19
27.6.7 Conversion Command Word Table (CCW) ............................................... 27-26
27.6.8 Result Registers .......................................................................................... 27-29
27.7 Functional Description.................................................................................... 27-31
27.7.1 Result Coherency........................................................................................ 27-31
27.7.2 External Multiplexing ................................................................................. 27-31
27.7.3 Analog Subsystem ...................................................................................... 27-34
27.8 Digital Control Subsystem.............................................................................. 27-37
27.8.1 Queue Priority Timing Examples ............................................................... 27-38
27.8.2 Boundary Conditions .................................................................................. 27-49
27.8.3 Scan Modes................................................................................................. 27-50
27.8.4 Disabled Mode............................................................................................ 27-50
27.8.5 Reserved Mode ........................................................................................... 27-50
27.8.6 Single-Scan Modes ..................................................................................... 27-50
27.8.7 Continuous-Scan Modes............................................................................. 27-54
27.8.8 QADC Clock (QCLK) Generation ............................................................. 27-57
27.8.9 Periodic/Interval Timer............................................................................... 27-58
27.8.10 Conversion Command Word Table ............................................................ 27-59
27.8.11 Result Word Table...................................................................................... 27-62
27.9 Signal Connection Considerations.................................................................. 27-62
27.9.1 Analog Reference Signals........................................................................... 27-63
27.9.2 Analog Power Signals................................................................................. 27-63
27.9.3 Conversion Timing Schemes...................................................................... 27-64
27.9.4 Analog Supply Filtering and Grounding .................................................... 27-67
27.9.5 Accommodating Positive/Negative Stress Conditions ............................... 27-69
27.9.6 Analog Input Considerations ...................................................................... 27-71
27.9.7 Analog Input Pins ....................................................................................... 27-73
27.10 Interrupts......................................................................................................... 27-75
27.10.1 Interrupt Operation ..................................................................................... 27-75
27.10.2 Interrupt Sources......................................................................................... 27-76
xx MCF5282 User’s Manual MOTOROLA
CONTENTS
Paragraph
Number
Title
Page
Number
Chapter 28
Reset Controller Module
28.1 Features............................................................................................................. 28-1
28.2 Block Diagram.................................................................................................. 28-2
28.3 Signals............................................................................................................... 28-2
28.3.1 RSTI............................................................................................................. 28-2
28.3.2 RSTO
........................................................................................................... 28-2
28.4 Memory Map and Registers.............................................................................. 28-3
28.4.1 Reset Control Register (RCR) ...................................................................... 28-3
28.4.2 Reset Status Register (RSR) ......................................................................... 28-4
28.5 Functional Description...................................................................................... 28-6
28.5.1 Reset Sources................................................................................................ 28-6
28.5.2 Reset Control Flow ....................................................................................... 28-8
28.5.3 Concurrent Resets....................................................................................... 28-10
Chapter 29
Debug Support
29.1 Overview........................................................................................................... 29-1
29.2 Signal Description............................................................................................. 29-2
29.3 Real-Time Trace Support.................................................................................. 29-3
29.3.1 Begin Execution of Taken Branch (PST = 0x5)........................................... 29-4
29.4 Programming Model ......................................................................................... 29-5
29.4.1 Revision A Shared Debug Resources ........................................................... 29-7
29.4.2 Address Attribute Trigger Register (AATR)................................................ 29-8
29.4.3 Address Breakpoint Registers (ABLR, ABHR) ........................................... 29-9
29.4.4 Configuration/Status Register (CSR) ......................................................... 29-10
29.4.5 Data Breakpoint/Mask Registers (DBR, DBMR)....................................... 29-12
29.4.6 Program Counter Breakpoint/Mask Registers (PBR, PBMR).................... 29-13
29.4.7 Trigger Definition Register (TDR)............................................................. 29-14
29.5 Background Debug Mode (BDM) .................................................................. 29-16
29.5.1 CPU Halt..................................................................................................... 29-16
29.5.2 BDM Serial Interface.................................................................................. 29-18
29.5.3 BDM Command Set ................................................................................... 29-20
29.6 Real-Time Debug Support .............................................................................. 29-37
29.6.1 Theory of Operation.................................................................................... 29-37
29.6.2 Concurrent BDM and Processor Operation................................................ 29-39
29.7 Processor Status, DDATA Definition............................................................. 29-40
29.7.1 User Instruction Set .................................................................................... 29-40
29.7.2 Supervisor Instruction Set........................................................................... 29-44
29.8 Motorola-Recommended BDM Pinout........................................................... 29-46
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660
  • Page 661 661
  • Page 662 662
  • Page 663 663
  • Page 664 664
  • Page 665 665
  • Page 666 666
  • Page 667 667
  • Page 668 668
  • Page 669 669
  • Page 670 670
  • Page 671 671
  • Page 672 672
  • Page 673 673
  • Page 674 674
  • Page 675 675
  • Page 676 676
  • Page 677 677
  • Page 678 678
  • Page 679 679
  • Page 680 680
  • Page 681 681
  • Page 682 682
  • Page 683 683
  • Page 684 684
  • Page 685 685
  • Page 686 686
  • Page 687 687
  • Page 688 688
  • Page 689 689
  • Page 690 690
  • Page 691 691
  • Page 692 692
  • Page 693 693
  • Page 694 694
  • Page 695 695
  • Page 696 696
  • Page 697 697
  • Page 698 698
  • Page 699 699
  • Page 700 700
  • Page 701 701
  • Page 702 702
  • Page 703 703
  • Page 704 704
  • Page 705 705
  • Page 706 706
  • Page 707 707
  • Page 708 708
  • Page 709 709
  • Page 710 710
  • Page 711 711
  • Page 712 712
  • Page 713 713
  • Page 714 714
  • Page 715 715
  • Page 716 716
  • Page 717 717
  • Page 718 718
  • Page 719 719
  • Page 720 720
  • Page 721 721
  • Page 722 722
  • Page 723 723
  • Page 724 724
  • Page 725 725
  • Page 726 726
  • Page 727 727
  • Page 728 728
  • Page 729 729
  • Page 730 730
  • Page 731 731
  • Page 732 732
  • Page 733 733
  • Page 734 734
  • Page 735 735
  • Page 736 736
  • Page 737 737
  • Page 738 738
  • Page 739 739
  • Page 740 740
  • Page 741 741
  • Page 742 742
  • Page 743 743
  • Page 744 744
  • Page 745 745
  • Page 746 746
  • Page 747 747
  • Page 748 748
  • Page 749 749
  • Page 750 750
  • Page 751 751
  • Page 752 752
  • Page 753 753
  • Page 754 754
  • Page 755 755
  • Page 756 756
  • Page 757 757
  • Page 758 758
  • Page 759 759
  • Page 760 760
  • Page 761 761
  • Page 762 762
  • Page 763 763
  • Page 764 764
  • Page 765 765
  • Page 766 766
  • Page 767 767
  • Page 768 768
  • Page 769 769
  • Page 770 770
  • Page 771 771
  • Page 772 772
  • Page 773 773
  • Page 774 774
  • Page 775 775
  • Page 776 776
  • Page 777 777
  • Page 778 778
  • Page 779 779
  • Page 780 780
  • Page 781 781
  • Page 782 782
  • Page 783 783
  • Page 784 784
  • Page 785 785
  • Page 786 786
  • Page 787 787
  • Page 788 788
  • Page 789 789
  • Page 790 790
  • Page 791 791
  • Page 792 792
  • Page 793 793
  • Page 794 794
  • Page 795 795
  • Page 796 796
  • Page 797 797
  • Page 798 798
  • Page 799 799
  • Page 800 800
  • Page 801 801
  • Page 802 802
  • Page 803 803
  • Page 804 804
  • Page 805 805
  • Page 806 806
  • Page 807 807
  • Page 808 808
  • Page 809 809
  • Page 810 810
  • Page 811 811
  • Page 812 812
  • Page 813 813
  • Page 814 814
  • Page 815 815
  • Page 816 816

Motorola ColdFire MCF5282 User manual

Category
Networking
Type
User manual
This manual is also suitable for

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI