Analog Devices ADSP-21262 SHARC Hardware Reference Manual

Type
Hardware Reference Manual

This manual is also suitable for

a
ADSP-2126x SHARC
®
Processor
Hardware Reference
Includes ADSP-21261, ADSP-21262
ADSP-21266, ADSP-21267
Revision 5.1, April 2013
Part Number
82-002002-01
Analog Devices, Inc.
One Technology Way
Norwood, Mass. 02062-9106
Copyright Information
© 2013 Analog Devices, Inc., ALL RIGHTS RESERVED. This docu-
ment may not be reproduced in any form without prior, express written
consent from Analog Devices, Inc.
Printed in the USA.
Disclaimer
Analog Devices, Inc. reserves the right to change this product without
prior notice. Information furnished by Analog Devices is believed to be
accurate and reliable. However, no responsibility is assumed by Analog
Devices for its use; nor for any infringement of patents or other rights of
third parties which may result from its use. No license is granted by impli-
cation or otherwise under the patent rights of Analog Devices, Inc.
Trademark and Service Mark Notice
The Analog Devices logo, Blackfin, SHARC, TigerSHARC, CrossCore,
VisualDSP++, and EZ-KIT Lite are registered trademarks of Analog
Devices, Inc.
All other brand and product names are trademarks or service marks of
their respective owners.
ADSP-2126x SHARC Processor Hardware Reference iii
CONTENTS
PREFACE
Purpose of This Manual ............................................................. xxxi
Intended Audience ...................................................................... xxxi
Manual Contents ....................................................................... xxxii
What’s New in This Manual ...................................................... xxxiv
Technical Support ..................................................................... xxxiv
Supported Processors .................................................................. xxxv
Product Information .................................................................. xxxv
Analog Devices Web Site ..................................................... xxxvi
EngineerZone ...................................................................... xxxvi
Notation Conventions .............................................................. xxxvii
Register Diagram Conventions ................................................ xxxviii
INTRODUCTION
Design Advantages ........................................................................ 1-1
Architectural Overview ................................................................. 1-4
Contents
iv ADSP-2126x SHARC Processor Hardware Reference
Processor Core ........................................................................ 1-5
Processing Elements ............................................................ 1-5
Program Sequence Control ................................................. 1-6
Processor Internal Buses ...................................................... 1-9
Processor Peripherals ............................................................. 1-10
Dual-Ported Internal Memory (SRAM) ............................. 1-10
I/O Processor ................................................................... 1-11
Digital Audio Interface (DAI) ........................................... 1-13
Development Tools ..................................................................... 1-13
Differences From Previous SHARCs ............................................ 1-14
Processor Core Enhancements ............................................... 1-15
Processor Internal Bus Changes ............................................. 1-15
Memory Organization Enhancements .................................... 1-16
Parallel Port Enhancements ................................................... 1-16
I/O Architecture Enhancements ............................................ 1-16
Instruction Set Enhancements ............................................... 1-16
PROCESSING ELEMENTS
Numeric Formats .......................................................................... 2-3
IEEE Single-precision Floating-point Data Format ................... 2-4
Extended-precision Floating-Point Format ............................... 2-6
Short Word Floating-Point Format .......................................... 2-7
Packing for Floating-Point Data .............................................. 2-7
Fixed-Point Formats ................................................................ 2-9
ADSP-2126x SHARC Processor Hardware Reference v
Contents
Setting Computational Modes ..................................................... 2-12
32-Bit Floating-Point Format (Normal Word) ........................ 2-12
40-Bit Floating-Point Format ................................................. 2-14
16-Bit Floating-Point Format (Short Word) ........................... 2-14
32-Bit Fixed-Point Format ..................................................... 2-15
Rounding Mode .................................................................... 2-15
Using Computational Status ........................................................ 2-16
Arithmetic Logic Unit (ALU) ...................................................... 2-17
ALU Operation ..................................................................... 2-17
ALU Saturation ..................................................................... 2-18
ALU Status Flags ................................................................... 2-19
ALU Instruction Summary .................................................... 2-20
Multiply Accumulator (Multiplier) .............................................. 2-23
Multiplier Operation ............................................................. 2-23
Multiplier Result Register (Fixed-Point) ................................. 2-24
Multiplier Status Flags ........................................................... 2-27
Multiplier Instruction Summary ............................................ 2-28
Barrel Shifter (Shifter) ................................................................. 2-30
Shifter Operation .................................................................. 2-31
Shifter Status Flags ................................................................ 2-35
Shifter Instruction Summary .................................................. 2-36
Data Register File ........................................................................ 2-38
Alternate (Secondary) Data Registers ........................................... 2-40
Multifunction Computations ...................................................... 2-41
Contents
vi ADSP-2126x SHARC Processor Hardware Reference
Secondary Processing Element (PEy) ........................................... 2-45
Dual Compute Units Sets ...................................................... 2-47
Dual Register Files ................................................................ 2-49
Dual Alternate Registers ........................................................ 2-50
SIMD and Status Flags .......................................................... 2-50
SIMD (Computational) Operations ....................................... 2-50
PROGRAM SEQUENCER
Instruction Pipeline ...................................................................... 3-4
Instruction Cache ......................................................................... 3-5
Bus Conflicts .......................................................................... 3-5
Block Conflicts ....................................................................... 3-7
Using the Cache ...................................................................... 3-8
Optimizing Cache Usage ......................................................... 3-9
Branches and Sequencing ............................................................ 3-11
Conditional Branches ............................................................ 3-12
Delayed Branches .................................................................. 3-13
Loop and Status Stacks and Sequencing ....................................... 3-16
Conditional Sequencing .............................................................. 3-17
Core Stalls .................................................................................. 3-21
Execution Stalls ..................................................................... 3-23
DAG Stalls ........................................................................... 3-24
Memory Stalls ....................................................................... 3-24
IOP Register Stalls ................................................................ 3-24
DMA Stalls ........................................................................... 3-24
ADSP-2126x SHARC Processor Hardware Reference vii
Contents
Loops and Sequencing ................................................................. 3-25
Restrictions on Ending Loops ................................................ 3-27
Restrictions on Short Loops ................................................... 3-28
Loop Address Stack ............................................................... 3-31
Loop Counter Stack .............................................................. 3-32
Reading From LCNTR in a LOOP .................................... 3-36
SIMD Mode and Sequencing ...................................................... 3-36
Conditional Compute Operations .......................................... 3-38
Conditional Branches and Loops ........................................... 3-38
Conditional Data Moves ........................................................ 3-38
Case #1: Complementary Register Pair Data Move ............. 3-39
Example 1: Register-to-Memory Move – PEx Explicit Register
3-39
Example 2: Register Move – PEy Explicit Register .......... 3-40
Example 3: Register-to-Memory Move – PEx Explicit Register
3-40
Example 4: Register-to-Memory Move – PEy Explicit Register
3-41
Case #2: Uncomplimentary-to-Complementary Register Move 3-42
Example: Register Moves – Uncomplimentary-to-Complementary
3-42
Case #3: Complementary-to-Uncomplimentary Register Move 3-43
Example: Register Moves – Complementary-to-Uncomplimentary
3-43
Contents
viii ADSP-2126x SHARC Processor Hardware Reference
Case #4: External Memory or IOP Memory Space Data Move 3-44
Example: Register-to-Memory Moves – External or IOP Memory
Space Data Move ....................................................... 3-44
Case #5: Uncomplimentary Register Data Move ................ 3-45
Conditional DAG Operations ............................................... 3-45
Timer and Sequencing ................................................................ 3-46
Interrupts and Sequencing .......................................................... 3-48
Delayed Interrupt Processing ................................................. 3-52
Sensing Interrupts ................................................................. 3-53
Masking Interrupts ............................................................... 3-54
Latching Interrupts ............................................................... 3-55
Stacking Status During Interrupts .......................................... 3-56
Nesting Interrupts ................................................................. 3-58
Reusing Interrupts ................................................................ 3-60
Interrupting IDLE ................................................................ 3-61
Summary .................................................................................... 3-61
DATA ADDRESS GENERATORS
Setting DAG Modes ..................................................................... 4-4
Circular Buffering Mode ......................................................... 4-5
Broadcast Loading Mode ......................................................... 4-5
Alternate (Secondary) DAG Registers ...................................... 4-6
Bit-Reverse Addressing Mode .................................................. 4-8
Using DAG Status ........................................................................ 4-9
ADSP-2126x SHARC Processor Hardware Reference ix
Contents
DAG Operations ........................................................................... 4-9
Addressing With DAGs ......................................................... 4-10
Data Addressing Stalls ........................................................... 4-12
Addressing Circular Buffers ................................................... 4-12
Modifying DAG Registers ...................................................... 4-17
Addressing in SISD and SIMD Modes ................................... 4-18
DAGs, Registers, and Memory .................................................... 4-19
DAG Register-to-Bus Alignment ............................................ 4-19
DAG Register Transfer Restrictions ........................................ 4-21
DAG Instruction Summary ......................................................... 4-23
MEMORY
Internal Memory ........................................................................... 5-2
DSP Architecture .................................................................... 5-2
Buses ............................................................................................ 5-3
Internal Address and Data Buses .............................................. 5-4
Internal Data Bus Exchange ..................................................... 5-6
ADSP-2126x Memory Map ......................................................... 5-10
Memory Organization and Word Size .................................... 5-12
Placing 32-Bit Words and 48-Bit Words ............................ 5-13
Mixing 32-Bit Words and 48-Bit Words ............................ 5-14
Restrictions on Mixing 32-Bit Words and 48-Bit Words ..... 5-16
Example: Calculating a Starting Address for 32-Bit Addresses 5-17
48-Bit Word Allocation ..................................................... 5-17
Internal Interrupt Vector Table .............................................. 5-18
Contents
x ADSP-2126x SHARC Processor Hardware Reference
Internal Memory Data Width ................................................ 5-18
Secondary Processor Element (PEy) ....................................... 5-19
Broadcast Register Loads ....................................................... 5-20
Illegal I/O Processor Register Access ...................................... 5-21
Unaligned 64-Bit Memory Access .......................................... 5-21
Using Memory Access Status ....................................................... 5-22
Accessing Memory ...................................................................... 5-22
Access Word Size ................................................................... 5-23
Long Word (64-Bit) Accesses ............................................ 5-23
Instruction and Extended-Precision Normal Word Accesses 5-25
Normal Word (32-Bit) Accesses ........................................ 5-26
Short Word (16-Bit) Accesses ............................................ 5-26
Setting Data Access Modes .................................................... 5-27
SYSCTL Register Control Bits .......................................... 5-27
Mode 1 Register Control Bits ............................................ 5-27
Mode 2 Register Control Bits ............................................ 5-28
SISD, SIMD, and Broadcast Load Modes .............................. 5-28
Single- and Dual-Data Accesses ............................................. 5-28
Instruction Examples ........................................................ 5-29
Shadow Write FIFO ................................................................... 5-29
Internal Memory Access Listings ................................................. 5-30
Short Word Addressing of Single-Data in SISD Mode ............ 5-32
Short Word Addressing of Dual-Data in SISD Mode .............. 5-34
Short Word Addressing of Single-Data in SIMD Mode .......... 5-36
ADSP-2126x SHARC Processor Hardware Reference xi
Contents
Short Word Addressing of Dual-Data in SIMD Mode ............ 5-38
32-Bit Normal Word Addressing of Single-Data in SISD Mode 5-40
32-Bit Normal Word Addressing of Dual-Data in SISD Mode 5-42
32-Bit Normal Word Addressing of Single-Data in SIMD Mode 5-44
32-Bit Normal Word Addressing of Dual-Data in SIMD Mode 5-46
Extended-Precision Normal Word Addressing of Single-Data .. 5-48
Extended-Precision Normal Word Addressing of Dual-Data ... 5-50
Long Word Addressing of Single-Data .................................... 5-52
Long Word Addressing of Dual-Data ..................................... 5-54
Broadcast Load Access ........................................................... 5-56
Mixed-Word Width Addressing of Long Word with Short Word 5-65
Mixed-Word Width Addressing of Long Word with Extended Word
5-67
JTAG TEST EMULATION PORT
JTAG Test Access Port ................................................................... 6-1
Boundary Scan .............................................................................. 6-2
Background Telemetry Channel (BTC) .......................................... 6-4
User-Definable Breakpoint Interrupts ............................................ 6-4
Restrictions ............................................................................. 6-5
Cycle Count Functionality (EMUCLK) Register ...................... 6-5
Silicon Revision ID ................................................................. 6-5
JTAG Related Registers ................................................................. 6-5
Instruction Register ................................................................. 6-6
Enhanced Emulation Status (EEMUSTAT) Register ................. 6-8
Contents
xii ADSP-2126x SHARC Processor Hardware Reference
Boundary Register ................................................................... 6-8
Built-In Self-Test Operation (BIST) ........................................ 6-9
EMUIDLE Instruction ........................................................... 6-9
Private Instructions ....................................................................... 6-9
References .................................................................................... 6-9
I/O PROCESSOR
General Procedure for Configuring DMA ...................................... 7-2
IOP/Core Interaction Options ...................................................... 7-3
Interrupt-Driven I/O .............................................................. 7-3
Polling/Status Driven I/O ....................................................... 7-7
DMA Controller Operation .................................................... 7-8
Chaining DMA Processes .................................................. 7-10
Transfer Control Block Chain Loading (TCB) ................... 7-13
Setting Up and Starting the Chain .................................... 7-14
Setting Up and Starting Chained DMA over the SPI ......... 7-14
Inserting a TCB in an Active Chain .................................. 7-16
Setting Up DMA Channel Allocation and Priorities ............... 7-17
Managing DMA Channel Priority ..................................... 7-18
DMA Bus Arbitration ....................................................... 7-19
Setting Up DMA Parameter Registers .......................................... 7-21
DMA Transfer Direction ....................................................... 7-21
Data Buffer Registers ............................................................ 7-23
Port, Buffer, and DMA Control Registers .............................. 7-24
Addressing ............................................................................ 7-26
ADSP-2126x SHARC Processor Hardware Reference xiii
Contents
Setting Up DMA ........................................................................ 7-30
PARALLEL PORT
Parallel Port Pins ........................................................................... 8-3
Alternate Pin Functions ........................................................... 8-4
Parallel Ports as FLAG Pins ................................................. 8-4
Parallel Data Acquisition Port as Address Pins ...................... 8-5
Parallel Port Operation .................................................................. 8-5
Basic Parallel Port External Transaction .................................... 8-5
Reading From an External Device or Memory .......................... 8-6
Writing to an External Device or Memory ................................ 8-7
Transfer Protocol ..................................................................... 8-8
8-Bit Mode ......................................................................... 8-9
16-Bit Mode ....................................................................... 8-9
Comparison of 16-Bit and 8-Bit SRAM Modes ...................... 8-11
Parallel Port Interrupt ................................................................. 8-12
Parallel Port Throughput ............................................................. 8-12
8-Bit Access ........................................................................... 8-14
16-Bit Access ......................................................................... 8-14
Conclusion ............................................................................ 8-15
Parallel Port Registers .................................................................. 8-15
Parallel Port DMA Registers ................................................... 8-16
Parallel Port External Setup Registers ..................................... 8-17
Contents
xiv ADSP-2126x SHARC Processor Hardware Reference
Using the Parallel Port ................................................................ 8-17
DMA Transfers ..................................................................... 8-18
Core Driven Transfers ........................................................... 8-18
Known Duration Accesses ................................................. 8-20
Status Driven Transfers (Polling) ....................................... 8-22
Core-Stall Driven Transfers ............................................... 8-22
Interrupt Driven Accesses ................................................. 8-22
Parallel Port Programming Examples ........................................... 8-23
SERIAL PORTS
Serial Port Signals ......................................................................... 9-5
SPORT Operation Modes ............................................................. 9-9
Standard DSP Serial Mode .................................................... 9-11
Standard DSP Serial Mode Control Bits ............................ 9-11
Clocking Options ............................................................ 9-11
Frame Sync Options ......................................................... 9-12
Data Formatting ............................................................... 9-12
Data Transfers .................................................................. 9-13
Status Information ........................................................... 9-13
Left-Justified Sample Pair Mode ............................................ 9-14
Setting the Internal Serial Clock and Frame Sync Rates ..... 9-15
Left-Justified Sample Pair Mode Control Bits .................... 9-15
Setting Word Length (SLEN) ............................................ 9-15
Enabling SPORT Master Mode (MSTR) ........................... 9-16
Selecting Transmit and Receive Channel Order (FRFS) ..... 9-16
ADSP-2126x SHARC Processor Hardware Reference xv
Contents
Selecting Frame Sync Options (DIFS) ............................... 9-16
Enabling SPORT DMA (SDEN) ....................................... 9-17
Interrupt-Driven Data Transfer Mode ............................ 9-17
DMA-Driven Data Transfer Mode ................................. 9-17
I
2
S Mode .............................................................................. 9-18
I
2
S Mode Control Bits ...................................................... 9-20
Setting the Internal Serial Clock and Frame Sync Rates ...... 9-20
I
2
S Control Bits ................................................................ 9-20
Setting Word Length (SLEN) ............................................ 9-21
Enabling SPORT Master Mode (MSTR) ........................... 9-21
Selecting Transmit and Receive Channel Order (FRFS) ...... 9-21
Selecting Frame Sync Options (DIFS) ............................... 9-22
Enabling SPORT DMA (SDEN) ....................................... 9-22
Interrupt-Driven Data Transfer Mode ............................ 9-23
DMA-Driven Data Transfer Mode ................................. 9-23
Multichannel Operation ........................................................ 9-24
Frame Syncs in Multichannel Mode ................................... 9-26
Active State Multichannel Receive Frame Sync Select ..... 9-27
Multichannel Mode Control Bits ....................................... 9-27
Receive Multichannel Frame Sync Source ....................... 9-29
Active State Transmit Data Valid ................................... 9-29
Multichannel Status Bits ................................................ 9-29
Channel Selection Registers ........................................... 9-30
SPORT Loopback ............................................................. 9-32
Contents
xvi ADSP-2126x SHARC Processor Hardware Reference
Clock Signal Options .................................................................. 9-33
Frame Sync Options ................................................................... 9-34
Framed Versus Unframed Frame Syncs ................................... 9-34
Internal Versus External Frame Syncs ..................................... 9-35
Active Low Versus Active High Frame Syncs .......................... 9-36
Sampling Edge for Data and Frame Syncs .............................. 9-36
Early Versus Late Frame Syncs ............................................... 9-37
Data-Independent Frame Sync .............................................. 9-38
Data Word Formats .................................................................... 9-39
Word Length ........................................................................ 9-39
Endian Format ...................................................................... 9-40
Data Packing and Unpacking ................................................ 9-40
Data Type ........................................................................ 9-41
Companding .................................................................... 9-42
SPORT Control Registers and Data Buffers ................................ 9-44
Register Writes and Effect Latency ......................................... 9-50
Serial Port Control Registers (SPCTLx) ................................. 9-50
Transmit and Receive Data Buffers ........................................ 9-60
Clock and Frame Sync Frequencies (DIV) ............................. 9-62
SPORT Interrupts ................................................................ 9-64
Moving Data Between SPORTS and Internal Memory ................ 9-65
DMA Block Transfers ............................................................ 9-66
Setting Up DMA on SPORT Channels ............................. 9-68
ADSP-2126x SHARC Processor Hardware Reference xvii
Contents
SPORT DMA Parameter Registers ......................................... 9-69
SPORT DMA Chaining .................................................... 9-73
Single Word Transfers ............................................................ 9-73
SPORT Programming Examples .................................................. 9-74
SERIAL PERIPHERAL INTERFACE PORT
Functional Description ............................................................... 10-2
SPI Interface Signals ................................................................... 10-3
SPI Clock Signal (SPICLK) .................................................. 10-4
SPICLK Timing ................................................................ 10-5
SPI Slave Select Outputs (SPIDS0-3) ................................. 10-5
SPI Device Select Signal ........................................................ 10-6
Master Out Slave In (MOSI) ................................................. 10-6
Master In Slave Out (MISO) ................................................. 10-6
SPI General Operations ............................................................... 10-7
SPI Enable ............................................................................ 10-8
Open Drain Mode (OPD) ..................................................... 10-8
Master Mode Operation ........................................................ 10-9
Slave Mode Operation ......................................................... 10-10
Multimaster Conditions ....................................................... 10-11
SPI Data Transfer Operations .................................................... 10-12
Core Transmit and Receive Operations ................................. 10-12
SPI DMA ............................................................................ 10-12
Master Mode DMA Operation ........................................ 10-14
Master Transfer Preparation ......................................... 10-16
Contents
xviii ADSP-2126x SHARC Processor Hardware Reference
Slave Mode DMA Operation .......................................... 10-17
Slave Transfer Preparation ........................................... 10-18
Changing SPI Configuration ........................................... 10-20
Switching From Transmit To Receive DMA ..................... 10-21
Switching From Receive to Transmit DMA ..................... 10-22
DMA Error Interrupts .................................................... 10-24
DMA Chaining .............................................................. 10-25
SPI Transfer Formats ................................................................ 10-26
Beginning and Ending an SPI Transfer ................................ 10-28
SPI Word Lengths .................................................................... 10-29
8-Bit Word Lengths ............................................................ 10-30
16-Bit Word Lengths .......................................................... 10-30
32-Bit Word Lengths .......................................................... 10-31
Packing .............................................................................. 10-31
SPI Interrupts ........................................................................... 10-32
SPI Registers ............................................................................ 10-34
Control and Status Registers ................................................ 10-34
SPI Baud Setup Register (SPIBAUD) .............................. 10-34
Use of DSxEN Bits in SPIFLG
for Multiple Slave SPI Systems ..................................... 10-36
SPI Device Select Input Pin ............................................ 10-37
Buffering and Transmit/Receive Registers ............................ 10-37
SPI Transmit Data Buffer Register (TXSPI) ..................... 10-38
SPI Receive Data Buffer Register (RXSPI) ....................... 10-39
ADSP-2126x SHARC Processor Hardware Reference xix
Contents
DMA Registers .................................................................... 10-39
SPI DMA Internal Index Register (IISPI) ........................ 10-39
SPI DMA Address Modifier Register (IMSPI) .................. 10-39
SPI DMA Word Count Register (CSPI) ........................... 10-40
Error Signals and Flags .............................................................. 10-40
Mode Fault Error (MME) .................................................... 10-40
Transmission Error Bit (TUNF) ........................................... 10-41
Reception Error Bit (ROVF) ................................................ 10-42
Transmit Collision Error Bit (TXCOL) ................................ 10-42
Programming Model ................................................................. 10-42
Master Mode Core Transfers ................................................ 10-43
Slave Mode Core Transfers ................................................... 10-44
Master Mode DMA Transfers ............................................... 10-45
Slave Mode DMA Transfers ................................................. 10-47
Chained DMA Transfers ...................................................... 10-48
Stopping Core Transfers ....................................................... 10-49
Stopping DMA Transfers ..................................................... 10-50
Switching from Transmit To Transmit/Receive DMA ............ 10-50
Switching from Receive to Receive/Transmit DMA ............... 10-52
DMA Error Interrupts ......................................................... 10-53
INPUT DATA PORT
Serial Inputs ............................................................................... 11-3
Contents
xx ADSP-2126x SHARC Processor Hardware Reference
Parallel Data Acquisition Port (PDAP) ........................................ 11-6
Masking ................................................................................ 11-8
Packing Unit ......................................................................... 11-8
Packing Mode 11 .............................................................. 11-9
Packing Mode 10 .............................................................. 11-9
Packing Mode 01 ............................................................ 11-10
Packing Mode 00 ............................................................ 11-10
Clocking Edge Selection ...................................................... 11-11
Hold Input ......................................................................... 11-11
PDAP Strobe ...................................................................... 11-13
FIFO Control and Status .......................................................... 11-14
FIFO to Memory Data Transfer ................................................ 11-15
Interrupt-Driven Transfers ................................................. 11-16
Starting an Interrupt-Driven Transfer .............................. 11-16
Interrupt-Driven Transfer Notes .......................................... 11-18
DMA Transfers ................................................................... 11-18
Starting DMA Transfers .................................................. 11-18
DMA Transfer Notes ...................................................... 11-20
DMA Channel Parameter Registers ...................................... 11-22
IDP (DAI) Interrupt Service Routines for DMAs ................. 11-23
Input Data Port Programming Example .................................... 11-24
DIGITAL AUDIO INTERFACE
Structure of the DAI ................................................................... 12-1
DAI System Design .................................................................... 12-2
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660
  • Page 661 661
  • Page 662 662
  • Page 663 663
  • Page 664 664
  • Page 665 665
  • Page 666 666
  • Page 667 667
  • Page 668 668
  • Page 669 669
  • Page 670 670
  • Page 671 671
  • Page 672 672
  • Page 673 673
  • Page 674 674
  • Page 675 675
  • Page 676 676
  • Page 677 677
  • Page 678 678
  • Page 679 679
  • Page 680 680
  • Page 681 681
  • Page 682 682
  • Page 683 683
  • Page 684 684
  • Page 685 685
  • Page 686 686
  • Page 687 687
  • Page 688 688
  • Page 689 689
  • Page 690 690
  • Page 691 691
  • Page 692 692
  • Page 693 693
  • Page 694 694
  • Page 695 695
  • Page 696 696
  • Page 697 697
  • Page 698 698
  • Page 699 699
  • Page 700 700
  • Page 701 701
  • Page 702 702
  • Page 703 703
  • Page 704 704
  • Page 705 705
  • Page 706 706
  • Page 707 707
  • Page 708 708
  • Page 709 709
  • Page 710 710
  • Page 711 711
  • Page 712 712
  • Page 713 713
  • Page 714 714
  • Page 715 715
  • Page 716 716
  • Page 717 717
  • Page 718 718
  • Page 719 719
  • Page 720 720
  • Page 721 721
  • Page 722 722
  • Page 723 723
  • Page 724 724
  • Page 725 725
  • Page 726 726
  • Page 727 727
  • Page 728 728
  • Page 729 729
  • Page 730 730
  • Page 731 731
  • Page 732 732
  • Page 733 733
  • Page 734 734
  • Page 735 735
  • Page 736 736
  • Page 737 737
  • Page 738 738
  • Page 739 739
  • Page 740 740
  • Page 741 741
  • Page 742 742
  • Page 743 743
  • Page 744 744
  • Page 745 745
  • Page 746 746
  • Page 747 747
  • Page 748 748
  • Page 749 749
  • Page 750 750
  • Page 751 751
  • Page 752 752
  • Page 753 753
  • Page 754 754
  • Page 755 755
  • Page 756 756
  • Page 757 757
  • Page 758 758
  • Page 759 759
  • Page 760 760
  • Page 761 761
  • Page 762 762
  • Page 763 763
  • Page 764 764
  • Page 765 765
  • Page 766 766
  • Page 767 767
  • Page 768 768
  • Page 769 769
  • Page 770 770
  • Page 771 771
  • Page 772 772
  • Page 773 773
  • Page 774 774
  • Page 775 775
  • Page 776 776
  • Page 777 777
  • Page 778 778
  • Page 779 779
  • Page 780 780
  • Page 781 781
  • Page 782 782
  • Page 783 783
  • Page 784 784
  • Page 785 785
  • Page 786 786
  • Page 787 787
  • Page 788 788
  • Page 789 789
  • Page 790 790
  • Page 791 791
  • Page 792 792
  • Page 793 793
  • Page 794 794
  • Page 795 795
  • Page 796 796
  • Page 797 797
  • Page 798 798
  • Page 799 799
  • Page 800 800
  • Page 801 801
  • Page 802 802
  • Page 803 803
  • Page 804 804
  • Page 805 805
  • Page 806 806
  • Page 807 807
  • Page 808 808
  • Page 809 809
  • Page 810 810
  • Page 811 811
  • Page 812 812
  • Page 813 813
  • Page 814 814
  • Page 815 815
  • Page 816 816
  • Page 817 817
  • Page 818 818
  • Page 819 819
  • Page 820 820
  • Page 821 821
  • Page 822 822
  • Page 823 823
  • Page 824 824
  • Page 825 825
  • Page 826 826
  • Page 827 827
  • Page 828 828
  • Page 829 829
  • Page 830 830
  • Page 831 831
  • Page 832 832
  • Page 833 833
  • Page 834 834
  • Page 835 835
  • Page 836 836
  • Page 837 837
  • Page 838 838
  • Page 839 839
  • Page 840 840
  • Page 841 841
  • Page 842 842
  • Page 843 843
  • Page 844 844
  • Page 845 845
  • Page 846 846

Analog Devices ADSP-21262 SHARC Hardware Reference Manual

Type
Hardware Reference Manual
This manual is also suitable for

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI