Freescale Semiconductor MCF52233 ColdFire Reference guide

Category
Motherboards
Type
Reference guide
MCF52235 ColdFire
®
Integrated
Microcontroller Reference Manual
Devices Supported:
MCF52230
MCF52231
MCF52232
MCF52233
MCF52234
MCF52235
MCF52236
Document Number:
MCF52235RM
Rev. 6
07/2010
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
How to Reach Us:
Home Page:
www.freescale.com
E-mail:
http://www.freescale.com/support
USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064, Japan
0120 191014 or +81 3 5437 9125
Asia/Pacific:
Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconduc[email protected]
Information in this document is provided solely to enable system and
software implementers to use Freescale Semiconductor products. There are
no express or implied copyright licenses granted hereunder to design or
fabricate any integrated circuits or integrated circuits based on the
information in this document.
Freescale Semiconductor reserves the right to make changes without further
notice to any products herein. Freescale Semiconductor makes no warranty,
representation or guarantee regarding the suitability of its products for any
particular purpose, nor does Freescale Semiconductor assume any liability
arising out of the application or use of any product or circuit, and specifically
disclaims any and all liability, including without limitation consequential or
incidental damages. “Typical” parameters that may be provided in Freescale
Semiconductor data sheets and/or specifications can and do vary in different
applications and actual performance may vary over time. All operating
parameters, including “Typicals”, must be validated for each customer
application by customer’s technical experts. Freescale Semiconductor does
not convey any license under its patent rights nor the rights of others.
Freescale Semiconductor products are not designed, intended, or authorized
for use as components in systems intended for surgical implant into the body,
or other applications intended to support or sustain life, or for any other
application in which the failure of the Freescale Semiconductor product could
create a situation where personal injury or death may occur. Should Buyer
purchase or use Freescale Semiconductor products for any such unintended
or unauthorized application, Buyer shall indemnify and hold Freescale
Semiconductor and its officers, employees, subsidiaries, affiliates, and
distributors harmless against all claims, costs, damages, and expenses, and
reasonable attorney fees arising out of, directly or indirectly, any claim of
personal injury or death associated with such unintended or unauthorized
use, even if such claim alleges that Freescale Semiconductor was negligent
regarding the design or manufacture of the part.
Freescale™ and the Freescale logo are trademarks of Freescale
Semiconductor, Inc. This product incorporates SuperFlash
®
technology
licensed from SST. All other product or service names are the property of their
respective owners.
© Freescale Semiconductor, Inc. 2010. All rights reserved.
Document Number: MCF52235RM
Rev. 6
07/2010
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor iii
Chapter 1
Overview
1.1 MCF52235 Family Configurations ............................................................................................... 1-2
1.2 Block Diagram .............................................................................................................................. 1-3
1.3 Part Numbers and Packaging ........................................................................................................ 1-3
1.4 Features ......................................................................................................................................... 1-4
1.5 Memory Map Overview .............................................................................................................. 1-14
Chapter 2
Signal Descriptions
2.1 Introduction ................................................................................................................................... 2-1
2.2 Overview ....................................................................................................................................... 2-1
2.3 Reset Signals .................................................................................................................................2-9
2.4 PLL and Clock Signals .................................................................................................................. 2-9
2.5 Mode Selection .............................................................................................................................. 2-9
2.6 External Interrupt Signals .............................................................................................................. 2-9
2.7 Queued Serial Peripheral Interface (QSPI) ................................................................................. 2-10
2.8 Fast Ethernet Controller PHY Signals ........................................................................................2-11
2.9 I
2
C I/O Signals ............................................................................................................................ 2-11
2.10 UART Module Signals ................................................................................................................ 2-12
2.11 DMA Timer Signals ....................................................................................................................2-12
2.12 ADC Signals ................................................................................................................................ 2-12
2.13 General Purpose Timer Signals ................................................................................................... 2-13
2.14 Pulse Width Modulator Signals ................................................................................................... 2-13
2.15 Debug Support Signals ................................................................................................................ 2-13
2.16 EzPort Signal Descriptions .......................................................................................................... 2-14
2.17 Power and Ground Pins ............................................................................................................... 2-15
Chapter 3
ColdFire Core
3.1 Introduction ................................................................................................................................... 3-1
3.2 Memory Map/Register Description ............................................................................................... 3-2
3.3 Functional Description .................................................................................................................. 3-8
Chapter 4
Enhanced Multiply-Accumulate Unit (EMAC)
4.1 Introduction ................................................................................................................................... 4-1
4.2 Memory Map/Register Definition ................................................................................................. 4-3
4.3 Functional Description .................................................................................................................. 4-8
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
iv Freescale Semiconductor
Chapter 5
Cryptographic Acceleration Unit (CAU)
5.1 Introduction ................................................................................................................................... 5-1
5.2 Memory Map/Register Definition ................................................................................................. 5-2
5.3 Functional Description .................................................................................................................. 5-4
5.4 Application/Initialization Information ........................................................................................ 5-10
Chapter 6
Random Number Generator (RNG)
6.1 Introduction ................................................................................................................................... 6-1
6.2 Memory Map/Register Definition ................................................................................................. 6-2
6.3 Functional Description .................................................................................................................. 6-5
6.4 Initialization/Application Information .......................................................................................... 6-6
Chapter 7
Clock Module
7.1 Introduction ................................................................................................................................... 7-1
7.2 Features ......................................................................................................................................... 7-1
7.3 Modes of Operation ....................................................................................................................... 7-1
7.4 Low-power Mode Operation ......................................................................................................... 7-2
7.5 Block Diagram .............................................................................................................................. 7-2
7.6 Signal Descriptions ....................................................................................................................... 7-4
7.7 Memory Map and Registers .......................................................................................................... 7-5
7.8 Functional Description ................................................................................................................ 7-11
Chapter 8
Real-Time Clock
8.1 Introduction ................................................................................................................................... 8-1
8.2 Memory Map/Register Definition ................................................................................................. 8-2
8.3 Functional Description ................................................................................................................ 8-11
8.4 Initialization/Application Information ........................................................................................ 8-12
Chapter 9
Power Management
9.1 Introduction ................................................................................................................................... 9-1
9.2 Memory Map/Register Definition ................................................................................................. 9-1
9.3 IPS Bus Timeout Monitor ............................................................................................................. 9-9
9.4 Functional Description ................................................................................................................ 9-11
Chapter 10
Reset Controller Module
10.1 Introduction ................................................................................................................................. 10-1
10.2 Features ....................................................................................................................................... 10-1
10.3 Block Diagram ............................................................................................................................ 10-1
10.4 Signals ......................................................................................................................................... 10-2
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor v
10.5 Memory Map and Registers ........................................................................................................ 10-2
10.6 Functional Description ................................................................................................................ 10-5
Chapter 11
Static RAM (SRAM)
11.1 Introduction ................................................................................................................................. 11-1
11.2 Memory Map/Register Description ............................................................................................. 11-1
11.3 Initialization/Application Information ........................................................................................ 11-3
Chapter 12
Chip Configuration Module (CCM)
12.1 Introduction ................................................................................................................................. 12-1
12.2 External Signal Descriptions ....................................................................................................... 12-2
12.3 Memory Map/Register Definition ............................................................................................... 12-2
12.4 Functional Description ................................................................................................................ 12-5
12.5 Reset ............................................................................................................................................ 12-6
Chapter 13
System Control Module (SCM)
13.1 Introduction ................................................................................................................................. 13-1
13.2 Overview ..................................................................................................................................... 13-1
13.3 Features ....................................................................................................................................... 13-1
13.4 Memory Map and Register Definition ........................................................................................ 13-2
13.5 Register Descriptions .................................................................................................................. 13-3
13.6 Internal Bus Arbitration .............................................................................................................. 13-9
13.7 System Access Control Unit (SACU) ....................................................................................... 13-12
Chapter 14
General Purpose I/O Module
14.1 Introduction ................................................................................................................................. 14-1
14.2 Overview ..................................................................................................................................... 14-2
14.3 Features ....................................................................................................................................... 14-3
14.4 Signal Descriptions ..................................................................................................................... 14-3
14.5 Memory Map/Register Definition ............................................................................................... 14-3
14.6 Register Descriptions .................................................................................................................. 14-5
14.7 Ports Interrupts .......................................................................................................................... 14-15
Chapter 15
Interrupt Controller Module
15.1 68K/ColdFire Interrupt Architecture Overview .......................................................................... 15-1
15.2 Memory Map ............................................................................................................................... 15-4
15.3 Register Descriptions .................................................................................................................. 15-5
15.4 Low-Power Wakeup Operation ................................................................................................. 15-17
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
vi Freescale Semiconductor
Chapter 16
Edge Port Modules (EPORTn)
16.1 Introduction ................................................................................................................................. 16-1
16.2 Low-Power Mode Operation ....................................................................................................... 16-2
16.3 Signal Descriptions ..................................................................................................................... 16-2
16.4 Memory Map/Register Definition ............................................................................................... 16-3
Chapter 17
ColdFire Flash Module (CFM)
17.1 Introduction ................................................................................................................................. 17-1
17.2 External Signal Description ........................................................................................................ 17-3
17.3 Memory Map and Register Definition ........................................................................................ 17-3
17.4 Functional Description .............................................................................................................. 17-16
Chapter 18
Fast Ethernet Controller (FEC)
18.1 Overview ..................................................................................................................................... 18-1
18.2 Modes of Operation ..................................................................................................................... 18-1
18.3 FEC Top-Level Functional Diagram ........................................................................................... 18-2
18.4 Functional Description ................................................................................................................ 18-4
18.5 Programming Model ................................................................................................................. 18-18
18.6 Buffer Descriptors ..................................................................................................................... 18-47
Chapter 19
Ethernet Physical Transceiver (EPHY)
19.1 Introduction ................................................................................................................................. 19-1
19.2 External Signal Descriptions ....................................................................................................... 19-3
19.3 Memory Map and Register Descriptions .................................................................................... 19-5
19.4 Functional Description .............................................................................................................. 19-22
Chapter 20
DMA Controller Module
20.1 Introduction ................................................................................................................................. 20-1
20.2 DMA Transfer Overview ............................................................................................................ 20-3
20.3 Memory Map/Register Definition ............................................................................................... 20-3
20.4 Functional Description .............................................................................................................. 20-11
Chapter 21
EzPort
21.1 Features ....................................................................................................................................... 21-1
21.2 Modes of Operation ..................................................................................................................... 21-1
21.3 External Signal Description ........................................................................................................ 21-2
21.4 Command Definition ................................................................................................................... 21-3
21.5 Functional Description ................................................................................................................ 21-7
21.6 Initialization/Application Information ........................................................................................21-8
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor vii
Chapter 22
Programmable Interrupt Timers (PIT0–PIT1)
22.1 Introduction ................................................................................................................................. 22-1
22.2 Memory Map/Register Definition ............................................................................................... 22-2
22.3 Functional Description ................................................................................................................ 22-5
Chapter 23
General Purpose Timer Module (GPT)
23.1 Introduction ................................................................................................................................. 23-1
23.2 Features ....................................................................................................................................... 23-1
23.3 Block Diagram ............................................................................................................................ 23-2
23.4 Low-Power Mode Operation ....................................................................................................... 23-3
23.5 Signal Description ....................................................................................................................... 23-3
23.6 Memory Map and Registers ........................................................................................................ 23-3
23.7 Functional Description .............................................................................................................. 23-17
23.8 Reset .......................................................................................................................................... 23-21
23.9 Interrupts ................................................................................................................................... 23-21
Chapter 24
DMA Timers (DTIM0–DTIM3)
24.1 Introduction ................................................................................................................................. 24-1
24.2 Memory Map/Register Definition ............................................................................................... 24-3
24.3 Functional Description ................................................................................................................ 24-8
24.4 Initialization/Application Information ........................................................................................24-9
Chapter 25
Queued Serial Peripheral Interface (QSPI)
25.1 Introduction ................................................................................................................................. 25-1
25.2 External Signal Description ........................................................................................................ 25-2
25.3 Memory Map/Register Definition ............................................................................................... 25-3
25.4 Functional Description ................................................................................................................ 25-9
25.5 Initialization/Application Information ......................................................................................25-15
Chapter 26
UART Modules
26.1 Introduction ................................................................................................................................. 26-1
26.2 External Signal Description ........................................................................................................ 26-3
26.3 Memory Map/Register Definition ............................................................................................... 26-3
26.4 Functional Description .............................................................................................................. 26-16
26.5 Initialization/Application Information ......................................................................................26-26
Chapter 27
I
2
C Interface
27.1 Introduction ................................................................................................................................. 27-1
27.2 Memory Map/Register Definition ............................................................................................... 27-3
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
viii Freescale Semiconductor
27.3 Functional Description ................................................................................................................ 27-7
27.4 Initialization/Application Information ......................................................................................27-12
Chapter 28
Analog-to-Digital Converter (ADC)
28.1 Introduction ................................................................................................................................. 28-1
28.2 Features ....................................................................................................................................... 28-1
28.3 Block Diagram ............................................................................................................................ 28-2
28.4 Memory Map and Register Definition ........................................................................................ 28-2
28.5 Functional Description .............................................................................................................. 28-21
Chapter 29
Pulse-Width Modulation (PWM) Module
29.1 Introduction ................................................................................................................................. 29-1
29.2 Memory Map/Register Definition ............................................................................................... 29-2
29.3 Functional Description .............................................................................................................. 29-13
Chapter 30
FlexCAN
30.1 Introduction ................................................................................................................................. 30-1
30.2 External Signal Description ........................................................................................................ 30-5
30.3 Memory Map/Register Definition ............................................................................................... 30-5
30.4 Initialization/Application Information ......................................................................................30-28
Chapter 31
Debug Module
31.1 Introduction ................................................................................................................................. 31-1
31.2 Signal Descriptions ..................................................................................................................... 31-2
31.3 Memory Map/Register Definition ............................................................................................... 31-3
31.4 Functional Description .............................................................................................................. 31-17
Chapter 32
IEEE 1149.1 Test Access Port (JTAG)
32.1 Introduction ................................................................................................................................. 32-1
32.2 External Signal Description ........................................................................................................ 32-2
32.3 Memory Map/Register Definition ............................................................................................... 32-4
32.4 Functional Description ................................................................................................................ 32-6
32.5 Initialization/Application Information ......................................................................................32-10
Appendix A
Register Memory Map Quick Reference
Appendix B
Revision History
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor ix
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor 1-1
Chapter 1
Overview
This chapter provides an overview of the major features and functional components of the MCF52235
family of microcontrollers. The MCF52235 family is a highly integrated implementation of the ColdFire
®
family of reduced instruction set computing (RISC) microcontrollers that also includes the MCF52230,
MCF52231, MCF52232, MC52233, MC52234, and MCF52236. The differences between these parts are
summarized in Table 1-1. This document is written from the perspective of the MCF52235.
The MCF52235 represents a family of highly-integrated 32-bit microcontrollers based on the V2 ColdFire
microarchitecture. Featuring up to 32 Kbytes of internal SRAM and 256 Kbytes of flash memory, four
32-bit timers with DMA request capability, a 4-channel DMA controller, fast Ethernet controller, a CAN
module, an I
2
C™ module, 3 UARTs and a queued SPI, the MC52235 family has been designed for
general-purpose industrial control applications.
This 32-bit device is based on the Version 2 (V2) ColdFire reduced instruction set computing (RISC) core
with an enhanced multiply-accumulate unit (EMAC) and divider providing 56 Dhrystone 2.1 MIPS at a
frequency of up to 60 MHz from internal flash. On-chip modules include the following:
V2 ColdFire core with enhanced multiply-accumulate unit (EMAC)
Cryptographic Acceleration Unit (CAU)
Up to 32 Kbytes of internal SRAM
Up to 256 Kbytes of on-chip flash memory
Fast Ethernet Controller (FEC) with on-chip transceiver (ePHY)
Three universal asynchronous receiver/transmitters (UARTs)
Controller area network 2.0B (FlexCAN) module
Inter-integrated circuit (I
2
C) bus controller
10- or 12-bit analog-to-digital converter (ADC)
Queued serial peripheral interface (QSPI) module
Four-channel, 32-bit direct memory access (DMA) controller
Four-channel, 32-bit input capture/output compare timers with optional DMA support
Two 16-bit periodic interrupt timers (PITs)
Programmable software watchdog timer
Two interrupt controllers, each capable of handling up to 63 interrupt sources (126 total)
These devices are ideal for cost-sensitive applications requiring significant control processing for
connectivity, data buffering, and user interface, as well as signal processing in a variety of key markets
such as security, imaging, networking, gaming, and medical. This leading package of integration and high
performance allows fast time to market through easy code reuse and extensive third party tool support.
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
1-2 Freescale Semiconductor
To locate any published errata or updates for this document, refer to the ColdFire products website at
http://www.freescale.com/coldfire.
1.1 MCF52235 Family Configurations
Table 1-1. MCF52235 Family Configurations
Module 52230 52231 52232 52233 52234 52235 52236
Version 2 ColdFire Core with EMAC
(Enhanced Multiply-Accumulate Unit)
•••••••
System Clock (MHz) 60 60 50 60 60 60 50
Performance (Dhrystone 2.1 MIPS) 56 56 46 56 56 56 46
Flash / Static RAM (SRAM) 128/32
Kbytes
128/32
Kbytes
128/32
Kbytes
256/32
Kbytes
256/32
Kbytes
256/32
Kbytes
256/32
Kbytes
Interrupt Controllers (INTC0/INTC1) •••••••
Fast Analog-to-Digital Converter (ADC) •••••••
Random Number Generator and Crypto
Acceleration Unit (CAU)
—————
FlexCAN 2.0B Module —— ••
Fast Ethernet Controller (FEC) with on-chip
interface (EPHY)
•••••••
Four-channel Direct-Memory Access (DMA) •••••••
Software Watchdog Timer (WDT) •••••••
Programmable Interrupt Timer 2222222
Four-Channel General Purpose Timer •••••••
32-bit DMA Timers 4444444
QSPI •••••••
UART(s) 3333333
I
2
C •••••••
Eight/Four-channel 8/16-bit PWM Timer •••••••
General Purpose I/O Module (GPIO) •••••••
Chip Configuration and Reset Controller
Module
•••••••
Background Debug Mode (BDM) •••••••
JTAG - IEEE 1149.1 Test Access Port
1
1
The full debug/trace interface is available only on the 112- and 121-pin packages. A reduced debug interface is bonded on the
80-pin package.
•••••••
Package 80 LQFP
112 LQFP
80 LQFP
112 LQFP
80 LQFP 80 LQFP
112 LQFP
112 LQFP
121
MAPBGA
112 LQFP
121
MAPBGA
80 LQFP
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor 1-3
1.2 Block Diagram
The superset device in the MCF52235 family comes in a 112-leaded quad flat package (LQFP) and a 121
pin MAPBGA. Figure 1-1 shows a top-level block diagram of the MCF52235.
Figure 1-1. MCF52235 Block Diagram
1.3 Part Numbers and Packaging
Table 1-2 summarizes the features of the MCF52235 product family. Several speed/package options are
available to match cost- or performance-sensitive applications.
Arbiter
Interrupt
Controller 1
UART
0
QSPI
UART
1
UART
2
I
2
C
DTIM
0
DTIM
1
DTIM
2
DTIM
3
V2 ColdFire CPU
IFP
OEP
EMAC
4 CH DMA
MUX
JTAG
TAP
To/From PADI
32 Kbytes
SRAM
(4K×16)×4
256 Kbytes
Flash
(32K×16)×4
PORTS
(GPIO)
CIM
RSTIN
RSTOUT
SDA
SCL
UTXDn
URXDn
U
RTSn
DTINn/DTOUTn
CANRX
JTAG_EN
ADCAN[7:0]
V
RH
V
RL
PLL
CLKGEN
Edge
Port 2
FlexCAN
EXTAL XTAL CLKOUT
RNGA
PIT1
GPT
PWM
To/From Interrupt Controller
CANTX
U
CTSn
PMM
PADI – Pin Muxing
EzPort
EzPCS
QSPI_CLK,
QSPI_CSn
PWMn
QSPI_DIN,
QSPI_DOUT
GPTn
Fast
Ethernet
Controller
(FEC)
EPHY
EPHY_RX
EPHY_TX
PIT0
Edge
Port 1
Interrupt
Controller 2
EzPQ
EzPD EzPCK
RTC
CAU
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
1-4 Freescale Semiconductor
1.4 Features
The MCF52235 family includes the following features:
Version 2 ColdFire variable-length RISC processor core
Static operation
32-bit address and data paths on-chip
Up to 60 MHz processor core frequency
Sixteen general-purpose, 32-bit data and address registers
Implements ColdFire ISA_A with extensions to support the user stack pointer register and four
new instructions for improved bit processing (ISA_A+)
Enhanced Multiply-Accumulate (EMAC) unit with 32-bit accumulator to support
16 × 16 32 or 32 × 32 32 operations
Cryptography Acceleration Unit (CAU)
Tightly-coupled coprocessor to accelerate software-based encryption and message digest
functions
FIPS-140 compliant random number generator
Table 1-2. Orderable Part Number Summary
Freescale Part
Number
Description
Speed
(MHz)
Flash/SRAM
(Kbytes)
Package
Temp range
(°C)
MCF52230CAF60 MCF52230 Microcontroller 60 128 / 32 80 LQFP -40 to +85
MCF52230CAL60 MCF52230 Microcontroller 60 128 / 32 112 LQFP -40 to +85
MCF52231CAF60 MCF52231 Microcontroller, FlexCAN 60 128 / 32 80 LQFP -40 to +85
MCF52231CAL60 MCF52231 Microcontroller, FlexCAN 60 128 / 32 112 LQFP -40 to +85
MCF52232CAF50 MCF52232 Microcontroller 50 128 / 32 80 LQFP -40 to +85
MCF52232AF50 MCF52232 Microcontroller 50 128 / 32 80 LQFP 0 to +70
MCF52233CAF60 MCF52233 Microcontroller 60 256 / 32 80 LQFP -40 to +85
MCF52233CAL60 MCF52233 Microcontroller 60 256 / 32 112 LQFP -40 to +85
MCF52233CAL60A MCF52233 Microcontroller 60 256 / 32 112 LQFP -40 to +85
MCF52233CVM60 MCF52233 Microcontroller 60 256 / 32 121 MAPBGA -40 to +85
MCF52234CAL60 MCF52234 Microcontroller, FlexCAN 60 256 / 32 112 LQFP -40 to +85
MCF52234CVM60 MCF52234 Microcontroller, FlexCAN 60 256 / 32 121 MAPBGA -40 to +85
MCF52235CAL60 MCF52235 Microcontroller, FlexCAN, CAU, RNGA 60 256 / 32 112 LQFP -40 to +85
MCF52235CAL60A MCF52235 Microcontroller, FlexCAN, CAU, RNGA 60 256 / 32 112 LQFP -40 to +85
MCF52235CVM60 MCF52235 Microcontroller, FlexCAN, CAU, RNGA 60 256 / 32 121 MAPBGA -40 to +85
MCF52236CAF50 MCF52236 Microcontroller 50 256 / 32 80 LQFP -40 to +85
MCF52236AF50 MCF52236 Microcontroller 50 256 / 32 80 LQFP 0 to +70
MCF52236AF50A MCF52236 Microcontroller 50 256 / 32 80 LQFP 0 to +70
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor 1-5
Support for DES, 3DES, AES, MD5, and SHA-1 algorithms
Illegal instruction decode that allows for 68K emulation support
System debug support
Real time trace for determining dynamic execution path
Background debug mode (BDM) for in-circuit debugging (DEBUG_B+)
Real time debug support, with six hardware breakpoints (4 PC, 1 address and 1 data) that can
be configured into a 1- or 2-level trigger
On-chip memories
Up to 32 Kbytes of dual-ported SRAM on CPU internal bus, supporting core and DMA access
with standby power supply support
Up to 256 Kbytes of interleaved Flash memory supporting 2-1-1-1 accesses
Power management
Fully static operation with processor sleep and whole chip stop modes
Rapid response to interrupts from the low-power sleep mode (wake-up feature)
Clock enable/disable for each peripheral when not used
Fast Ethernet Controller (FEC)
10/100 BaseT/TX capability, half duplex or full duplex
On-chip transmit and receive FIFOs
Built-in dedicated DMA controller
Memory-based flexible descriptor rings
On-chip Ethernet Transceiver (EPHY)
Digital adaptive equalization
Supports auto-negotiation
Baseline wander correction
Full-/Half-duplex support in all modes
Loopback modes
Supports MDIO preamble suppression
Jumbo packet
FlexCAN 2.0B module
Based on and includes all existing features of the Freescale TouCAN module
Full implementation of the CAN protocol specification version 2.0B
Standard Data and Remote Frames (up to 109 bits long)
Extended Data and Remote Frames (up to 127 bits long)
0–8 bytes data length
Programmable bit rate up to 1 Mbit/sec
Flexible Message Buffers (MBs), totalling up to 16 message buffers of 0–8 byte data length
each, configurable as Rx or Tx, all supporting standard and extended messages
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
1-6 Freescale Semiconductor
Unused Message Buffer space can be used as general purpose RAM space
Listen only mode capability
Content-related addressing
No read/write semaphores required
Three programmable mask registers: global for MBs 0-13, special for MB14, and special for
MB15
Programmable transmit-first scheme: lowest ID or lowest buffer number
Time stamp based on 16-bit free-running timer
Global network time, synchronized by a specific message
Maskable interrupts
Three universal asynchronous/synchronous receiver transmitters (UARTs)
16-bit divider for clock generation
Interrupt control logic with maskable interrupts
DMA support
Data formats can be 5, 6, 7 or 8 bits with even, odd or no parity
Up to 2 stop bits in 1/16 increments
Error-detection capabilities
Modem support includes request-to-send (RTS) and clear-to-send (CTS) lines for two UARTs
Transmit and receive FIFO buffers
•I
2
C module
Interchip bus interface for EEPROMs, LCD controllers, A/D converters, and keypads
Fully compatible with industry-standard I
2
C bus
Master and slave modes support multiple masters
Automatic interrupt generation with programmable level
Queued serial peripheral interface (QSPI)
Full-duplex, three-wire synchronous transfers
Up to four chip selects available
Master mode operation only
Programmable bit rates up to half the CPU clock frequency
Up to 16 pre-programmed transfers
Fast analog-to-digital converter (ADC)
Eight analog input channels
12-bit resolution
Minimum 1.125 μs conversion time
Simultaneous sampling of two channels for motor control applications
Single-scan or continuous operation
Optional interrupts on conversion complete, zero crossing (sign change), or under/over
low/high limit
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor 1-7
Unused analog channels can be used as digital I/O
Four 32-bit DMA timers
17-ns resolution at 60 MHz
Programmable sources for clock input, including an external clock option
Programmable prescaler
Input capture capability with programmable trigger edge on input pin
Output compare with programmable mode for the output pin
Free run and restart modes
Maskable interrupts on input capture or output compare
DMA trigger capability on input capture or output compare
Four-channel general purpose timers
16-bit architecture
Programmable prescaler
Output pulse widths variable from microseconds to seconds
Single 16-bit input pulse accumulator
Toggle-on-overflow feature for pulse-width modulator (PWM) generation
One dual-mode pulse accumulation channel
Pulse-width modulation timer
Operates as eight channels with 8-bit resolution or four channels with 16-bit resolution
Programmable period and duty cycle
Programmable enable/disable for each channel
Software selectable polarity for each channel
Period and duty cycle are double buffered. Change takes effect when the end of the current
period is reached (PWM counter reaches zero) or when the channel is disabled.
Programmable center or left aligned outputs on individual channels
Four clock sources (A, B, SA, and SB) provide for a wide range of frequencies
Emergency shutdown
Real-Time Clock (RTC)
Maintains system time-of-day clock
Provides stopwatch and alarm interrupt functions
Two periodic interrupt timers (PITs)
16-bit counter
Selectable as free running or count down
Software watchdog timer
32-bit counter
Low power mode support
Clock Generation Features
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
1-8 Freescale Semiconductor
Up to 48 MHz crystal input
On-chip PLL can generate core frequencies up to maximum 60 MHz operating frequency
Provides clock for integrated EPHY
Dual Interrupt Controllers (INTC0/INTC1)
Support for multiple interrupt sources organized as follows:
Fully-programmable interrupt sources for each peripheral
7 fixed-level interrupt sources
Seven external interrupt signals
Unique vector number for each interrupt source
Ability to mask any individual interrupt source or all interrupt sources (global mask-all)
Support for hardware and software interrupt acknowledge (IACK) cycles
Combinatorial path to provide wake-up from low power modes
DMA controller
Four fully programmable channels
Dual-address transfer support with 8-, 16-, and 32-bit data capability, along with support for
16-byte (4 x 32-bit) burst transfers
Source/destination address pointers that can increment or remain constant
24-bit byte transfer counter per channel
Auto-alignment transfers supported for efficient block movement
Bursting and cycle steal support
Software-programmable DMA requesters for the UARTs (3) and 32-bit timers (4)
•Reset
Separate reset in and reset out signals
Seven sources of reset:
Power-on reset (POR)
External
Software
Watchdog
Loss of clock
Loss of lock
Low-voltage detection (LVD)
Status flag indication of source of last reset
Chip integration module (CIM)
System configuration during reset
Selects one of three clock modes
Configures output pad drive strength
Unique part identification number and part revision number
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor 1-9
General purpose I/O interface
Up to 56 bits of general purpose I/O
Bit manipulation supported via set/clear functions
Programmable drive strengths
Unused peripheral pins may be used as extra GPIO
JTAG support for system level board testing
1.4.1 V2 Core Overview
The version 2 ColdFire processor core is comprised of two separate pipelines decoupled by an instruction
buffer. The two-stage instruction fetch pipeline (IFP) is responsible for instruction-address generation and
instruction fetch. The instruction buffer is a first-in-first-out (FIFO) buffer that holds prefetched
instructions awaiting execution in the operand execution pipeline (OEP). The OEP includes two pipeline
stages. The first stage decodes instructions and selects operands (DSOC); the second stage (AGEX)
performs instruction execution and calculates operand effective addresses, if needed.
The V2 core implements the ColdFire instruction set architecture revision A+ with added support for a
separate user stack pointer register and four new instructions to assist in bit processing. Additionally, the
MCF52235 core includes the enhanced multiply-accumulate (EMAC) unit for improved signal processing
capabilities. The EMAC implements a three-stage arithmetic pipeline, optimized for 16×16 bit operations,
with support for one 32-bit accumulator. Supported operands include 16- and 32-bit signed and unsigned
integers, signed fractional operands, and a complete set of instructions to process these data types. The
EMAC provides support for execution of DSP operations within the context of a single processor at a
minimal hardware cost.
1.4.2 Integrated Debug Module
The ColdFire processor core debug interface is provided to support system debugging in conjunction with
low-cost debug and emulator development tools. Through a standard debug interface, access debug
information and real-time tracing capability is provided on 112-and 121-lead packages. This allows the
processor and system to be debugged at full speed without the need for costly in-circuit emulators.
The on-chip breakpoint resources include a total of nine programmable 32-bit registers: an address and an
address mask register, a data and a data mask register, four PC registers, and one PC mask register. These
registers can be accessed through the dedicated debug serial communication channel or from the
processors supervisor mode programming model. The breakpoint registers can be configured to generate
triggers by combining the address, data, and PC conditions in a variety of single- or dual-level definitions.
The trigger event can be programmed to generate a processor halt or initiate a debug interrupt exception.
The MCF52235 implements revision B+ of the ColdFire Debug Architecture.
The MCF52235’s interrupt servicing options during emulator mode allow real-time critical interrupt
service routines to be serviced while processing a debug interrupt event, thereby ensuring that the system
continues to operate even during debugging.
To support program trace, the V2 debug module provides processor status (PST[3:0]) and debug data
(DDATA[3:0]) ports. These buses and the PSTCLK output provide execution status, captured operand
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
1-10 Freescale Semiconductor
data, and branch target addresses defining processor activity at the CPU’s clock rate. The MCF52235
includes a new debug signal, ALLPST. This signal is the logical AND of the processor status (PST[3:0])
signals and is useful for detecting when the processor is in a halted state (PST[3:0] = 1111).
The full debug/trace interface is available only on the 112 and 121-pin packages. However, every product
features the dedicated debug serial communication channel (DSI, DSO, DSCLK) and the ALLPST signal.
1.4.3 JTAG
The MCF52235 supports circuit board test strategies based on the Test Technology Committee of IEEE
and the Joint Test Action Group (JTAG). The test logic includes a test access port (TAP) consisting of a
16-state controller, an instruction register, and three test registers (a 1-bit bypass register, a 256-bit
boundary-scan register, and a 32-bit ID register). The boundary scan register links the device’s pins into
one shift register. Test logic, implemented using static logic design, is independent of the device system
logic.
The MCF52235 implementation can do the following:
Perform boundary-scan operations to test circuit board electrical continuity
Sample MCF52235 system pins during operation and transparently shift out the result in the
boundary scan register
Bypass the MCF52235 for a given circuit board test by effectively reducing the boundary-scan
register to a single bit
Disable the output drive to pins during circuit-board testing
Drive output pins to stable levels
1.4.4 On-Chip Memories
1.4.4.1 SRAM
The dual-ported SRAM module provides a general-purpose 16- or 32-Kbyte memory block that the
ColdFire core can access in a single cycle. The location of the memory block can be set to any 16- or
32-Kbyte boundary within the 4-Gbyte address space. This memory is ideal for storing critical code or data
structures and for use as the system stack. Because the SRAM module is physically connected to the
processor's high-speed local bus, it can quickly service core-initiated accesses or memory-referencing
commands from the debug module.
The SRAM module is also accessible by the DMA. The dual-ported nature of the SRAM makes it ideal
for implementing applications with double-buffer schemes, where the processor and a DMA device
operate in alternate regions of the SRAM to maximize system performance.
1.4.4.2 Flash
The ColdFire flash module (CFM) is a non-volatile memory (NVM) module that connects to the
processors high-speed local bus. The CFM is constructed with four banks of 32 K×16-bit flash arrays to
generate 256 Kbytes of 32-bit flash memory. These arrays serve as electrically erasable and
programmable, non-volatile program and data memory. The flash memory is ideal for program and data
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
Overview
MCF52235 ColdFire® Integrated Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor 1-11
storage for single-chip applications, allowing for field reprogramming without requiring an external high
voltage source. The CFM interfaces to the ColdFire core through an optimized read-only memory
controller which supports interleaved accesses from the 2-cycle flash arrays. A backdoor mapping of the
flash memory is used for all program, erase, and verify operations, as well as providing a read datapath for
the DMA. Flash memory may also be programmed via the EzPort, which is a serial flash programming
interface that allows the flash to be read, erased and programmed by an external controller in a format
compatible with most SPI bus flash memory chips. This allows easy device programming via Automated
Test Equipment or bulk programming tools.
1.4.5 Cryptography Acceleration Unit
The MCF52235 device incorporates two hardware accelerators for cryptographic functions. First, the
CAU is a coprocessor tightly-coupled to the V2 ColdFire core that implements a set of specialized
operations to increase the throughput of software-based encryption and message digest functions,
specifically the DES, 3DES, AES, MD5 and SHA-1 algorithms. Second, a random number generator
provides FIPS-140 compliant 32-bit values to security processing routines. Both modules supply critical
acceleration to software-based cryptographic algorithms at a minimal hardware cost.
1.4.6 Power Management
The MCF52235 incorporates several low-power modes of operation which are entered under program
control and exited by several external trigger events. An integrated power-on reset (POR) circuit monitors
the input supply and forces an MCU reset as the supply voltage rises. The low voltage detector (LVD)
monitors the supply voltage and is configurable to force a reset or interrupt condition if it falls below the
LVD trip point.
1.4.7 FlexCAN
The FlexCAN module is a communication controller implementing version 2.0 of the CAN protocol parts
A and B. The CAN protocol can be used as an industrial control serial data bus, meeting the specific
requirements of reliable operation in a harsh EMI environment with high bandwidth. This instantiation of
FlexCAN has 16 message buffers.
1.4.8 UARTs
The MCF52235 has three full-duplex UARTs that function independently. The three UARTs can be
clocked by the system bus clock, eliminating the need for an external clock source. On smaller packages,
the third UART is multiplexed with other digital I/O functions.
1.4.9 I
2
C Bus
The I
2
C bus is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange
and minimizes the interconnection between devices. This bus is suitable for applications requiring
occasional communications over a short distance between many devices on a circuit board.
Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not
available from Freescale for import or sale in the United States prior to September 2010:MCF52234CVM60, MCF52235CVM60
  • Page 1 1
  • Page 2 2
  • Page 3 3
  • Page 4 4
  • Page 5 5
  • Page 6 6
  • Page 7 7
  • Page 8 8
  • Page 9 9
  • Page 10 10
  • Page 11 11
  • Page 12 12
  • Page 13 13
  • Page 14 14
  • Page 15 15
  • Page 16 16
  • Page 17 17
  • Page 18 18
  • Page 19 19
  • Page 20 20
  • Page 21 21
  • Page 22 22
  • Page 23 23
  • Page 24 24
  • Page 25 25
  • Page 26 26
  • Page 27 27
  • Page 28 28
  • Page 29 29
  • Page 30 30
  • Page 31 31
  • Page 32 32
  • Page 33 33
  • Page 34 34
  • Page 35 35
  • Page 36 36
  • Page 37 37
  • Page 38 38
  • Page 39 39
  • Page 40 40
  • Page 41 41
  • Page 42 42
  • Page 43 43
  • Page 44 44
  • Page 45 45
  • Page 46 46
  • Page 47 47
  • Page 48 48
  • Page 49 49
  • Page 50 50
  • Page 51 51
  • Page 52 52
  • Page 53 53
  • Page 54 54
  • Page 55 55
  • Page 56 56
  • Page 57 57
  • Page 58 58
  • Page 59 59
  • Page 60 60
  • Page 61 61
  • Page 62 62
  • Page 63 63
  • Page 64 64
  • Page 65 65
  • Page 66 66
  • Page 67 67
  • Page 68 68
  • Page 69 69
  • Page 70 70
  • Page 71 71
  • Page 72 72
  • Page 73 73
  • Page 74 74
  • Page 75 75
  • Page 76 76
  • Page 77 77
  • Page 78 78
  • Page 79 79
  • Page 80 80
  • Page 81 81
  • Page 82 82
  • Page 83 83
  • Page 84 84
  • Page 85 85
  • Page 86 86
  • Page 87 87
  • Page 88 88
  • Page 89 89
  • Page 90 90
  • Page 91 91
  • Page 92 92
  • Page 93 93
  • Page 94 94
  • Page 95 95
  • Page 96 96
  • Page 97 97
  • Page 98 98
  • Page 99 99
  • Page 100 100
  • Page 101 101
  • Page 102 102
  • Page 103 103
  • Page 104 104
  • Page 105 105
  • Page 106 106
  • Page 107 107
  • Page 108 108
  • Page 109 109
  • Page 110 110
  • Page 111 111
  • Page 112 112
  • Page 113 113
  • Page 114 114
  • Page 115 115
  • Page 116 116
  • Page 117 117
  • Page 118 118
  • Page 119 119
  • Page 120 120
  • Page 121 121
  • Page 122 122
  • Page 123 123
  • Page 124 124
  • Page 125 125
  • Page 126 126
  • Page 127 127
  • Page 128 128
  • Page 129 129
  • Page 130 130
  • Page 131 131
  • Page 132 132
  • Page 133 133
  • Page 134 134
  • Page 135 135
  • Page 136 136
  • Page 137 137
  • Page 138 138
  • Page 139 139
  • Page 140 140
  • Page 141 141
  • Page 142 142
  • Page 143 143
  • Page 144 144
  • Page 145 145
  • Page 146 146
  • Page 147 147
  • Page 148 148
  • Page 149 149
  • Page 150 150
  • Page 151 151
  • Page 152 152
  • Page 153 153
  • Page 154 154
  • Page 155 155
  • Page 156 156
  • Page 157 157
  • Page 158 158
  • Page 159 159
  • Page 160 160
  • Page 161 161
  • Page 162 162
  • Page 163 163
  • Page 164 164
  • Page 165 165
  • Page 166 166
  • Page 167 167
  • Page 168 168
  • Page 169 169
  • Page 170 170
  • Page 171 171
  • Page 172 172
  • Page 173 173
  • Page 174 174
  • Page 175 175
  • Page 176 176
  • Page 177 177
  • Page 178 178
  • Page 179 179
  • Page 180 180
  • Page 181 181
  • Page 182 182
  • Page 183 183
  • Page 184 184
  • Page 185 185
  • Page 186 186
  • Page 187 187
  • Page 188 188
  • Page 189 189
  • Page 190 190
  • Page 191 191
  • Page 192 192
  • Page 193 193
  • Page 194 194
  • Page 195 195
  • Page 196 196
  • Page 197 197
  • Page 198 198
  • Page 199 199
  • Page 200 200
  • Page 201 201
  • Page 202 202
  • Page 203 203
  • Page 204 204
  • Page 205 205
  • Page 206 206
  • Page 207 207
  • Page 208 208
  • Page 209 209
  • Page 210 210
  • Page 211 211
  • Page 212 212
  • Page 213 213
  • Page 214 214
  • Page 215 215
  • Page 216 216
  • Page 217 217
  • Page 218 218
  • Page 219 219
  • Page 220 220
  • Page 221 221
  • Page 222 222
  • Page 223 223
  • Page 224 224
  • Page 225 225
  • Page 226 226
  • Page 227 227
  • Page 228 228
  • Page 229 229
  • Page 230 230
  • Page 231 231
  • Page 232 232
  • Page 233 233
  • Page 234 234
  • Page 235 235
  • Page 236 236
  • Page 237 237
  • Page 238 238
  • Page 239 239
  • Page 240 240
  • Page 241 241
  • Page 242 242
  • Page 243 243
  • Page 244 244
  • Page 245 245
  • Page 246 246
  • Page 247 247
  • Page 248 248
  • Page 249 249
  • Page 250 250
  • Page 251 251
  • Page 252 252
  • Page 253 253
  • Page 254 254
  • Page 255 255
  • Page 256 256
  • Page 257 257
  • Page 258 258
  • Page 259 259
  • Page 260 260
  • Page 261 261
  • Page 262 262
  • Page 263 263
  • Page 264 264
  • Page 265 265
  • Page 266 266
  • Page 267 267
  • Page 268 268
  • Page 269 269
  • Page 270 270
  • Page 271 271
  • Page 272 272
  • Page 273 273
  • Page 274 274
  • Page 275 275
  • Page 276 276
  • Page 277 277
  • Page 278 278
  • Page 279 279
  • Page 280 280
  • Page 281 281
  • Page 282 282
  • Page 283 283
  • Page 284 284
  • Page 285 285
  • Page 286 286
  • Page 287 287
  • Page 288 288
  • Page 289 289
  • Page 290 290
  • Page 291 291
  • Page 292 292
  • Page 293 293
  • Page 294 294
  • Page 295 295
  • Page 296 296
  • Page 297 297
  • Page 298 298
  • Page 299 299
  • Page 300 300
  • Page 301 301
  • Page 302 302
  • Page 303 303
  • Page 304 304
  • Page 305 305
  • Page 306 306
  • Page 307 307
  • Page 308 308
  • Page 309 309
  • Page 310 310
  • Page 311 311
  • Page 312 312
  • Page 313 313
  • Page 314 314
  • Page 315 315
  • Page 316 316
  • Page 317 317
  • Page 318 318
  • Page 319 319
  • Page 320 320
  • Page 321 321
  • Page 322 322
  • Page 323 323
  • Page 324 324
  • Page 325 325
  • Page 326 326
  • Page 327 327
  • Page 328 328
  • Page 329 329
  • Page 330 330
  • Page 331 331
  • Page 332 332
  • Page 333 333
  • Page 334 334
  • Page 335 335
  • Page 336 336
  • Page 337 337
  • Page 338 338
  • Page 339 339
  • Page 340 340
  • Page 341 341
  • Page 342 342
  • Page 343 343
  • Page 344 344
  • Page 345 345
  • Page 346 346
  • Page 347 347
  • Page 348 348
  • Page 349 349
  • Page 350 350
  • Page 351 351
  • Page 352 352
  • Page 353 353
  • Page 354 354
  • Page 355 355
  • Page 356 356
  • Page 357 357
  • Page 358 358
  • Page 359 359
  • Page 360 360
  • Page 361 361
  • Page 362 362
  • Page 363 363
  • Page 364 364
  • Page 365 365
  • Page 366 366
  • Page 367 367
  • Page 368 368
  • Page 369 369
  • Page 370 370
  • Page 371 371
  • Page 372 372
  • Page 373 373
  • Page 374 374
  • Page 375 375
  • Page 376 376
  • Page 377 377
  • Page 378 378
  • Page 379 379
  • Page 380 380
  • Page 381 381
  • Page 382 382
  • Page 383 383
  • Page 384 384
  • Page 385 385
  • Page 386 386
  • Page 387 387
  • Page 388 388
  • Page 389 389
  • Page 390 390
  • Page 391 391
  • Page 392 392
  • Page 393 393
  • Page 394 394
  • Page 395 395
  • Page 396 396
  • Page 397 397
  • Page 398 398
  • Page 399 399
  • Page 400 400
  • Page 401 401
  • Page 402 402
  • Page 403 403
  • Page 404 404
  • Page 405 405
  • Page 406 406
  • Page 407 407
  • Page 408 408
  • Page 409 409
  • Page 410 410
  • Page 411 411
  • Page 412 412
  • Page 413 413
  • Page 414 414
  • Page 415 415
  • Page 416 416
  • Page 417 417
  • Page 418 418
  • Page 419 419
  • Page 420 420
  • Page 421 421
  • Page 422 422
  • Page 423 423
  • Page 424 424
  • Page 425 425
  • Page 426 426
  • Page 427 427
  • Page 428 428
  • Page 429 429
  • Page 430 430
  • Page 431 431
  • Page 432 432
  • Page 433 433
  • Page 434 434
  • Page 435 435
  • Page 436 436
  • Page 437 437
  • Page 438 438
  • Page 439 439
  • Page 440 440
  • Page 441 441
  • Page 442 442
  • Page 443 443
  • Page 444 444
  • Page 445 445
  • Page 446 446
  • Page 447 447
  • Page 448 448
  • Page 449 449
  • Page 450 450
  • Page 451 451
  • Page 452 452
  • Page 453 453
  • Page 454 454
  • Page 455 455
  • Page 456 456
  • Page 457 457
  • Page 458 458
  • Page 459 459
  • Page 460 460
  • Page 461 461
  • Page 462 462
  • Page 463 463
  • Page 464 464
  • Page 465 465
  • Page 466 466
  • Page 467 467
  • Page 468 468
  • Page 469 469
  • Page 470 470
  • Page 471 471
  • Page 472 472
  • Page 473 473
  • Page 474 474
  • Page 475 475
  • Page 476 476
  • Page 477 477
  • Page 478 478
  • Page 479 479
  • Page 480 480
  • Page 481 481
  • Page 482 482
  • Page 483 483
  • Page 484 484
  • Page 485 485
  • Page 486 486
  • Page 487 487
  • Page 488 488
  • Page 489 489
  • Page 490 490
  • Page 491 491
  • Page 492 492
  • Page 493 493
  • Page 494 494
  • Page 495 495
  • Page 496 496
  • Page 497 497
  • Page 498 498
  • Page 499 499
  • Page 500 500
  • Page 501 501
  • Page 502 502
  • Page 503 503
  • Page 504 504
  • Page 505 505
  • Page 506 506
  • Page 507 507
  • Page 508 508
  • Page 509 509
  • Page 510 510
  • Page 511 511
  • Page 512 512
  • Page 513 513
  • Page 514 514
  • Page 515 515
  • Page 516 516
  • Page 517 517
  • Page 518 518
  • Page 519 519
  • Page 520 520
  • Page 521 521
  • Page 522 522
  • Page 523 523
  • Page 524 524
  • Page 525 525
  • Page 526 526
  • Page 527 527
  • Page 528 528
  • Page 529 529
  • Page 530 530
  • Page 531 531
  • Page 532 532
  • Page 533 533
  • Page 534 534
  • Page 535 535
  • Page 536 536
  • Page 537 537
  • Page 538 538
  • Page 539 539
  • Page 540 540
  • Page 541 541
  • Page 542 542
  • Page 543 543
  • Page 544 544
  • Page 545 545
  • Page 546 546
  • Page 547 547
  • Page 548 548
  • Page 549 549
  • Page 550 550
  • Page 551 551
  • Page 552 552
  • Page 553 553
  • Page 554 554
  • Page 555 555
  • Page 556 556
  • Page 557 557
  • Page 558 558
  • Page 559 559
  • Page 560 560
  • Page 561 561
  • Page 562 562
  • Page 563 563
  • Page 564 564
  • Page 565 565
  • Page 566 566
  • Page 567 567
  • Page 568 568
  • Page 569 569
  • Page 570 570
  • Page 571 571
  • Page 572 572
  • Page 573 573
  • Page 574 574
  • Page 575 575
  • Page 576 576
  • Page 577 577
  • Page 578 578
  • Page 579 579
  • Page 580 580
  • Page 581 581
  • Page 582 582
  • Page 583 583
  • Page 584 584
  • Page 585 585
  • Page 586 586
  • Page 587 587
  • Page 588 588
  • Page 589 589
  • Page 590 590
  • Page 591 591
  • Page 592 592
  • Page 593 593
  • Page 594 594
  • Page 595 595
  • Page 596 596
  • Page 597 597
  • Page 598 598
  • Page 599 599
  • Page 600 600
  • Page 601 601
  • Page 602 602
  • Page 603 603
  • Page 604 604
  • Page 605 605
  • Page 606 606
  • Page 607 607
  • Page 608 608
  • Page 609 609
  • Page 610 610
  • Page 611 611
  • Page 612 612
  • Page 613 613
  • Page 614 614
  • Page 615 615
  • Page 616 616
  • Page 617 617
  • Page 618 618
  • Page 619 619
  • Page 620 620
  • Page 621 621
  • Page 622 622
  • Page 623 623
  • Page 624 624
  • Page 625 625
  • Page 626 626
  • Page 627 627
  • Page 628 628
  • Page 629 629
  • Page 630 630
  • Page 631 631
  • Page 632 632
  • Page 633 633
  • Page 634 634
  • Page 635 635
  • Page 636 636
  • Page 637 637
  • Page 638 638
  • Page 639 639
  • Page 640 640
  • Page 641 641
  • Page 642 642
  • Page 643 643
  • Page 644 644
  • Page 645 645
  • Page 646 646
  • Page 647 647
  • Page 648 648
  • Page 649 649
  • Page 650 650
  • Page 651 651
  • Page 652 652
  • Page 653 653
  • Page 654 654
  • Page 655 655
  • Page 656 656
  • Page 657 657
  • Page 658 658
  • Page 659 659
  • Page 660 660

Freescale Semiconductor MCF52233 ColdFire Reference guide

Category
Motherboards
Type
Reference guide

Ask a question and I''ll find the answer in the document

Finding information in a document is now easier with AI