2. NXP
  3. i.MX31
i.MX31

NXP i.MX31 Reference guide

  • Hello! I am an AI chatbot trained to assist you with the NXP i.MX31 Reference guide. I’ve already reviewed the document and can help you find the information you need or explain it in simple terms. Just ask your questions, and providing more details will help me assist you more effectively!
MCIMX31RM
Rev. 2.4
12/2008
MCIMX31 and MCIMX31L
Applications Processors
Reference Manual
How to Reach Us:
Home Page:
www.freescale.com
E-mail:
support@freescale.com
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064, Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com
Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com
For Literature Requests Only
:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-521-6274 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com
Information in this document is provided solely to enable system and software implementers to use
Freescale Semiconductor products. There are no express or implied copyright licenses granted
hereunder to design or fabricate any integrated circuits or integrated circuits based on the information
in this document.
Freescale Semiconductor reserves the right to make changes without further notice to any products
herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the
suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any
liability arising out of the application or use of any product or circuit, and specifically disclaims any
and all liability, including without limitation consequential or incidental damages. “Typical” parameters
that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary
in different applications and actual performance may vary over time. All operating parameters,
including “Typicals”, must be validated for each customer application by customer’s technical experts.
Freescale Semiconductor does not convey any license under its patent rights nor the rights of others.
Freescale Semiconductor products are not designed, intended, or authorized for use as components
in systems intended for surgical implant into the body, or other applications intended to support or
sustain life, or for any other application in which the failure of the Freescale Semiconductor product
could create a situation where personal injury or death may occur. Should Buyer purchase or use
Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall
indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and
distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney
fees arising out of, directly or indirectly, any claim of personal injury or death associated with such
unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was
negligent regarding the design or manufacture of the part.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other
product or service names are the property of their respective owners. ARM, ARM Thumb, Jazelle,
and the ARM Powered logo are the registered trademarks of ARM Limited. ARM1136JF-S, ARM11,
Embedded Trace Kit, Embedded Trace Macrocell, ETM, Embedded Trace Buffer, and ETB are the
trademarks of ARM Limited. Java and all other Java-based marks are trademarks or registered
trademarks of Sun Microsystems, Inc. in the U.S. and other countries. France Telecom – TDF –
Groupe des ecoles des telecommunications Turbo codes patents license.
© Freescale Semiconductor, Inc. 2008. All rights reserved.
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
Freescale Semiconductor iii
Contents
Paragraph
Number Title
Page
Number
Co nt ents
Contents
About This Book
Audience......................................................................................................................cxxvii
Organization.................................................................................................................cxxvii
Book I, i.MX31 and i.MX31L Integration and Description...................................... cxxviii
Device Introduction and Memory Map ................................................................. cxxviii
Clocks, Power Management and Reset.................................................................. cxxviii
Pins......................................................................................................................... cxxviii
Debug..................................................................................................................... cxxviii
Boot........................................................................................................................ cxxviii
Book II, Applications Processors’ Core and Peripherals........................................... cxxviii
ARM11 Core and Interrupts .................................................................................. cxxviii
Security.................................................................................................................. cxxviii
Memory Systems ......................................................................................................cxxix
External Interfaces....................................................................................................cxxix
Connectivity Peripherals...........................................................................................cxxix
Timer Peripherals......................................................................................................cxxix
System Control Peripherals .......................................................................................cxxx
Multimedia Peripherals..............................................................................................cxxx
Suggested Reading.........................................................................................................cxxx
Conventions .................................................................................................................cxxxii
Definitions, Acronyms, and Abbreviations .................................................................cxxxii
USBOTG References...................................................................................................cxli
Glossary of Terms and Abbreviations............................................................................ cxlii
Chapter 1
Introduction to the i.MX31 and i.MX31L Multimedia Applications Processors
1.1 Architectural Overview.................................................................................................... 1-1
1.1.1 High-Level Block Diagram ......................................................................................... 1-2
1.2 Hardware Modules...........................................................................................................1-4
1.2.1 System Control ............................................................................................................ 1-5
1.2.2 ARM11 Platform ......................................................................................................... 1-5
1.2.3 Standard System Functional Elements ........................................................................ 1-5
1.2.4 Multimedia and Human Interface................................................................................ 1-5
1.2.5 Peripherals ................................................................................................................... 1-6
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
iv Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
1.2.6 Special Functional Blocks ........................................................................................... 1-7
1.2.7 Detailed Block Diagram .............................................................................................. 1-7
1.2.8 Applications Processor Core (ARM11 Core)..............................................................1-8
1.2.8.1 Memory System....................................................................................................... 1-8
1.2.8.1.1 Internal RAM....................................................................................................... 1-8
1.2.8.1.2 Internal ROM....................................................................................................... 1-8
1.2.8.1.3 Internal Registers................................................................................................. 1-9
1.2.9 Interrupts......................................................................................................................1-9
1.2.9.1 ARM11 Platform Vectored Interrupt Controller (AVIC).........................................1-9
1.2.10 External Memory Interface (EMI)............................................................................. 1-10
1.2.11 Clock Power Management and Reset........................................................................ 1-10
1.2.11.1 Clocking and Synchronization............................................................................... 1-10
1.2.11.2 Power Management ............................................................................................... 1-11
1.2.11.3 Reset Module.........................................................................................................1-12
1.2.12 Pins............................................................................................................................. 1-12
1.2.12.1 Multiplexing, GPIO, and Pad Control Architecture..............................................1-12
1.2.13 Security......................................................................................................................1-13
1.2.14 Connectivity............................................................................................................... 1-13
1.2.14.1 Wired Connectivity................................................................................................ 1-13
1.2.14.1.1 UART x 5........................................................................................................... 1-13
1.2.14.2 USB Module.......................................................................................................... 1-13
1.2.14.2.1 USB Host Port 1 ................................................................................................ 1-13
1.2.14.2.2 USB Host Port 2 ................................................................................................ 1-13
1.2.14.2.3 USBOTG Port.................................................................................................... 1-14
1.2.14.3 PCMCIA Port ........................................................................................................ 1-14
1.2.14.4 Wireless Connectivity............................................................................................ 1-14
1.2.14.4.1 Fast Infrared Interface (FIR).............................................................................. 1-14
1.2.14.4.2 Bluetooth ........................................................................................................... 1-14
1.2.14.4.3 Wireless LAN 802.11a/b ................................................................................... 1-14
1.2.15 Timers ........................................................................................................................1-15
1.2.15.1 General Timers ...................................................................................................... 1-15
1.2.15.2 Watchdog Timer (WDOG) ....................................................................................1-15
1.2.16 System Resources ...................................................................................................... 1-15
1.2.16.1 AIPS....................................................................................................................... 1-15
1.2.16.2 Smart Direct Memory Access Controller (SDMA)...............................................1-16
1.2.16.3 ATA Controller ...................................................................................................... 1-17
1.2.17 Image, Video and Graphics........................................................................................ 1-17
1.2.17.1 Video Processing ................................................................................................... 1-17
1.2.17.2 Graphics Processing Unit ...................................................................................... 1-18
1.2.17.2.1 Graphics Processing Unit Overview.................................................................. 1-19
1.2.17.2.2 Graphics Processing Unit Features.................................................................... 1-20
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
Freescale Semiconductor v
Contents
Paragraph
Number Title
Page
Number
1.2.17.3 Display Management............................................................................................. 1-20
1.2.17.4 Image Processing Unit........................................................................................... 1-21
1.2.17.4.1 External Ports .................................................................................................... 1-22
1.2.17.4.2 Connectivity to Displays ................................................................................... 1-23
1.2.17.4.3 Synchronous Interface.......................................................................................1-23
1.2.17.4.4 Asynchronous Interface..................................................................................... 1-23
1.2.17.4.5 Simultaneous Connectivity................................................................................ 1-24
1.2.17.4.6 IPU Processing .................................................................................................. 1-25
1.2.17.4.7 Post-Processing.................................................................................................. 1-25
1.2.17.4.8 Video Capturing................................................................................................. 1-25
1.2.17.4.9 Processing Stages............................................................................................... 1-26
1.2.17.4.10 Automatic Procedures........................................................................................ 1-26
1.2.17.5 MPEG-4 Video Encoder........................................................................................ 1-27
1.2.18 Audio Interfaces......................................................................................................... 1-27
1.2.18.1 Synchronous Serial Interface or Inter-IC Sound (SSI/I2S) Module...................... 1-27
1.2.18.2 Digital Audio MUX............................................................................................... 1-28
1.2.19 Debug Features..........................................................................................................1-28
1.2.19.1 Features..................................................................................................................1-29
1.2.20 Boot............................................................................................................................1-29
1.2.20.1 Boot Features......................................................................................................... 1-30
Chapter 2
System Memory Map, Interrupts, and SDMA Events
2.1 Memory Map ...................................................................................................................2-1
2.1.1 Internal RAM...............................................................................................................2-4
2.1.2 Internal ROM...............................................................................................................2-4
2.1.3 Internal Register Space................................................................................................ 2-5
2.1.4 Peripheral Access Types.............................................................................................. 2-5
2.1.5 External Memory......................................................................................................... 2-6
2.1.6 Misaligned Accesses.................................................................................................... 2-6
2.2 Interrupts..........................................................................................................................2-6
2.2.1 Interrupt Operation ...................................................................................................... 2-6
2.2.2 Interrupt Summary Table............................................................................................. 2-7
2.3 Smart Direct Memory Access (SDMA) Events............................................................... 2-9
Chapter 3
Clocks, Power Management and Reset (AP Clock Controller Module)
3.1 Overview..........................................................................................................................3-1
3.2 PLLs.................................................................................................................................3-1
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
vi Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
3.2.1 PLL Reference Clock Sources.................................................................................... 3-1
3.2.1.1 External High Frequency Clock—CKIH................................................................. 3-1
3.2.1.2 Frequency Pre-Multiplier (FPM).............................................................................3-2
3.2.1.3 PLL Reference Clock Switch Unit.......................................................................... 3-2
3.2.2 High Frequency Clock Source..................................................................................... 3-2
3.3 CCM................................................................................................................................. 3-3
3.3.1 Features........................................................................................................................3-3
3.3.2 External Signal Description......................................................................................... 3-3
3.4 Register Definition and Memory Map............................................................................. 3-3
3.4.1 Memory Map ............................................................................................................... 3-3
3.4.2 Register Summary........................................................................................................ 3-5
3.4.3 Register Descriptions................................................................................................... 3-9
3.4.3.1 Control Register (CCMR)........................................................................................ 3-9
3.4.3.2 Post Divider Register 0 (PDR0) ............................................................................ 3-12
3.4.3.3 Post Divider Register 1 (PDR1) ............................................................................ 3-14
3.4.3.4 Reset Control and Source Register (RCSR).......................................................... 3-15
3.4.3.5 MCU PLL Control Register (MPCTL).................................................................. 3-17
3.4.3.5.1 Calculating MPLL’s Output Frequency............................................................. 3-18
3.4.3.6 USB PLL Control Register (UPCTL).................................................................... 3-19
3.4.3.6.1 Calculating USB PLL Output Frequency.......................................................... 3-20
3.4.3.7 SR PLL Control Register (SPCTL)....................................................................... 3-21
3.4.3.7.1 Calculating SRPLL Output Frequency.............................................................. 3-22
3.4.3.8 Clock Out Source Register (COSR) ...................................................................... 3-23
3.4.3.9 Clock Gating Registers (CGR0–CGR2)................................................................ 3-24
3.4.3.10 Wake-Up Interrupt Mask Register (WIMR0)........................................................3-27
3.4.3.11 Latch Divergence Counter Register (LDC)...........................................................3-27
3.4.3.12 DPTC Comparator Value Registers (DCVR0–DCVR3) ....................................... 3-28
3.4.3.13 Load Tracking Register (LTR0)............................................................................. 3-29
3.4.3.14 Load Tracking Register (LTR1)............................................................................. 3-30
3.4.3.15 Load Tracking Register (LTR2)............................................................................. 3-31
3.4.3.16 Load Tracking Register (LTR3)............................................................................. 3-32
3.4.3.17 Load Tracking Buffer Register (LTBR0)............................................................... 3-33
3.4.3.18 Load Tracking Buffer Register (LTBR1)............................................................... 3-34
3.4.3.19 Power Management Control Register 0 (PMCR0)................................................3-35
3.4.3.20 Power Management Control Register 1 (PMCR1)................................................3-38
3.4.3.21 Post Divider Register 2 (PDR2) ............................................................................ 3-39
3.4.4 Functional Description............................................................................................... 3-40
3.4.4.1 Clock Sources........................................................................................................ 3-41
3.4.4.1.1 External Low Frequency Clock—CKIL............................................................ 3-41
3.4.4.2 MCU Clock Domain Clocks.................................................................................. 3-42
3.4.4.2.1 MCU Clock Domain Clock Source Switch Unit...............................................3-42
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
Freescale Semiconductor vii
Contents
Paragraph
Number Title
Page
Number
3.4.4.2.2 MCU Clock Domain Clocks.............................................................................. 3-42
3.4.4.2.3 Clock Generation—ipg_ckil_sync Clock..........................................................3-43
3.4.4.3 USB Clock Domain............................................................................................... 3-44
3.4.4.3.1 USB Clock Domain Switch Unit....................................................................... 3-44
3.4.4.3.2 USB Clock Domain Clocks............................................................................... 3-44
3.4.4.3.3 Clock Generation—ipg_clk_firi_baud .............................................................. 3-44
3.4.4.3.4 Clock Generation—ipg_clk_ssi1_baud............................................................. 3-45
3.4.4.3.5 Clock Generation—ipg_clk_ssi2_baud............................................................. 3-45
3.4.4.3.6 Clock Generation—ipg_sim_baud.................................................................... 3-45
3.4.4.3.7 Clock Generation—ipg_per_baud.....................................................................3-45
3.4.4.3.8 Clock Generation—ipg_clk_csi_baud............................................................... 3-45
3.4.4.3.9 Clock Generation—ipg_clk_mstick1_baud ...................................................... 3-45
3.4.4.3.10 Clock Generation—ipg_clk_mstick2_baud ...................................................... 3-45
3.4.4.4 SR Clock Domain.................................................................................................. 3-46
3.4.4.4.1 SR Clock Switch Unit........................................................................................ 3-46
3.4.4.5 Clock Cleaner ........................................................................................................ 3-46
3.4.4.6 Low Power Clock Gating (LPCG) ........................................................................ 3-46
3.4.4.7 SDRAM Controller Handshake Mechanism ......................................................... 3-46
3.4.4.8 Power Fail.............................................................................................................. 3-46
3.5 Power Management ....................................................................................................... 3-47
3.5.1 Power Domains.......................................................................................................... 3-47
3.5.2 Power Modes ............................................................................................................. 3-47
3.5.2.1 Run Mode .............................................................................................................. 3-47
3.5.2.2 Wait Mode..............................................................................................................3-47
3.5.2.3 Doze Mode............................................................................................................. 3-47
3.5.2.4 State Retention Mode ............................................................................................ 3-48
3.5.2.5 Deep Sleep Mode................................................................................................... 3-49
3.5.2.6 Hibernate Mode ..................................................................................................... 3-50
3.5.3 Power Management Techniques Overview ............................................................... 3-51
3.5.4 DVFS Support............................................................................................................3-52
3.5.4.1 DVFS Load Tracking Block ................................................................................. 3-55
3.5.4.1.1 Load Tracking Buffer Register.......................................................................... 3-56
3.5.5 DPTC support ............................................................................................................3-56
3.5.5.1 Blocks Description................................................................................................. 3-57
3.5.5.1.1 FSM Block......................................................................................................... 3-57
3.5.5.1.2 Ref_clk_counter Block......................................................................................3-63
3.5.5.1.3 Comp_logic Blocks ........................................................................................... 3-63
3.5.5.1.4 Ref_cir Blocks................................................................................................... 3-64
3.5.5.1.5 Initialization Information................................................................................... 3-64
3.5.6 Synchronization Between DVFS and DPTC ............................................................. 3-64
3.5.7 Well-Bias Support...................................................................................................... 3-65
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
viii Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
3.5.7.1 ARM Platform Well-Bias Activating .................................................................... 3-65
3.5.7.2 ARM Platform Well-Bias Deactivating................................................................. 3-65
3.5.8 State Retention Voltage Support................................................................................ 3-65
3.5.9 L2 Cache Power Gating Support ............................................................................... 3-65
3.5.10 ARM Platform Power Gating Support.......................................................................3-65
3.5.11 DFT Support..............................................................................................................3-66
3.5.11.1 Overview................................................................................................................3-66
3.5.11.2 Deterministic Reset................................................................................................ 3-66
3.5.11.3 Clocks in Scan Divergence Mode.......................................................................... 3-66
3.5.11.4 Clocks in Long Chain Mode.................................................................................. 3-66
3.5.11.5 Clocks in SAF Scan Test Mode............................................................................ 3-66
3.5.11.6 Clocks in Transition Mode .................................................................................... 3-67
3.5.11.7 Clocks in Transition Last Shift Mode.................................................................... 3-68
3.5.11.8 Clocks in Standalone Scan Mode .......................................................................... 3-69
3.6 Reset Controller .............................................................................................................3-70
3.6.1 Functional Description of the Reset Module.............................................................3-70
3.6.2 Reset Negation Sequence........................................................................................... 3-70
3.6.3 Global Reset...............................................................................................................3-70
3.6.4 MCU Reset ................................................................................................................ 3-71
3.6.5 Watchdog Resets........................................................................................................ 3-71
3.6.5.1 The Reset Negation Sequence on a Watchdog Event............................................ 3-71
3.6.6 S/W Peripheral Reset................................................................................................. 3-72
3.6.7 JTAG S/W Reset........................................................................................................ 3-72
3.7 Power On Reset (Boot).................................................................................................. 3-72
Chapter 4
Signal Multiplexing
4.1 Overview..........................................................................................................................4-1
4.2 IOMUX Controller (IOMUXC)....................................................................................... 4-2
4.2.1 Software Multiplexor Control (SW_MUX_CTL).......................................................4-3
4.2.2 Software Pad Control (SW_PAD_CTL)...................................................................... 4-4
4.3 Memory Map and Register Definition.............................................................................4-4
4.3.1 Register Summary........................................................................................................ 4-4
4.3.2 General Purpose Register (GPR)................................................................................. 4-5
4.3.3 Software Multiplexor Control Register (SW_MUX_CTL).......................................4-10
4.3.4 Register Descriptions for SW MUX Control (SW_MUX_CTL).............................. 4-11
4.3.5 Functional Multiplexing Modes................................................................................. 4-39
4.3.5.1 Hardware Mode..................................................................................................... 4-39
4.3.5.2 Functional Mode.................................................................................................... 4-39
4.3.5.3 Alternate Modes..................................................................................................... 4-40
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
Freescale Semiconductor ix
Contents
Paragraph
Number Title
Page
Number
4.3.5.4 GPIO Mode............................................................................................................4-40
4.3.6 ATA Routing Options ................................................................................................ 4-40
4.3.7 Software Pad Control Register (SW_PAD_CTL)...................................................... 4-42
4.3.8 Register Descriptions for SW Pad Control (SW_PAD_CTL)...................................4-43
4.3.8.1 Software-Controllable Signals Register 0 (SCS0).................................................4-80
4.3.8.2 Software-Controllable Signals Registers 1–3 (SCS1–SCS3)................................ 4-80
4.4 I/O Settings and Signal Multiplexing Scheme............................................................... 4-84
4.4.1 EMI Signal Multiplexing........................................................................................... 4-84
4.5 Special I/O Signal Considerations ................................................................................. 4-88
4.5.1 Power Ready Input (GPIO1_5).................................................................................. 4-88
4.5.2 SJC_MOD..................................................................................................................4-89
4.5.3 CE_CONTROL ......................................................................................................... 4-89
4.5.4 TTM_PAD ................................................................................................................. 4-89
4.5.5 M_REQUEST and M_GRANT................................................................................. 4-89
4.5.6 External DMA Signals (EXTDMA).......................................................................... 4-89
4.5.7 Tamper Detect Logic ................................................................................................. 4-89
4.5.8 Clock Source Select (CLKSS)................................................................................... 4-90
Chapter 5
General Purpose Input/Output (GPIO)
5.1 Overview..........................................................................................................................5-1
5.1.1 Features........................................................................................................................5-3
5.2 External Signal Description............................................................................................. 5-3
5.3 Memory Map and Register Definition.............................................................................5-3
5.3.1 Memory Map ............................................................................................................... 5-3
5.3.2 Register Summary........................................................................................................ 5-4
5.3.3 Register Descriptions................................................................................................... 5-6
5.3.3.1 GPIO Data Register (DR)........................................................................................ 5-6
5.3.3.2 GPIO Direction Register (GDIR)............................................................................ 5-7
5.3.3.3 GPIO Pad Status Register (PSR) ............................................................................. 5-8
5.3.3.4 GPIO Interrupt Configuration Register1 (ICR1).....................................................5-9
5.3.3.5 GPIO Interrupt Configuration Register2 (ICR2)...................................................5-10
5.3.3.6 GPIO Interrupt Mask Register (IMR).................................................................... 5-10
5.3.3.7 GPIO Interrupt Status Register (ISR).................................................................... 5-11
5.4 Functional Description................................................................................................... 5-12
5.4.1 GPIO Function........................................................................................................... 5-12
5.4.2 GPIO Programming...................................................................................................5-12
5.4.2.1 Read Value from Pad ............................................................................................. 5-12
5.4.2.2 Write Value to Pad................................................................................................. 5-13
5.4.3 Interrupt Control Unit................................................................................................ 5-13
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
x Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
Chapter 6
Debugging the i.MX31 and i.MX31L
6.1 Overview..........................................................................................................................6-1
6.1.1 Features........................................................................................................................6-2
6.2 AP Debug Support...........................................................................................................6-3
6.2.1 ARM1136JF-S.............................................................................................................6-4
6.2.1.1 PMU, L1 Caches, MMU, and TLB Debug Support via CP15 Registers ................ 6-5
6.2.1.2 Performance Metrics Unit (PMU) ........................................................................... 6-5
6.2.2 Embedded Trace Macrocell (ETM11)......................................................................... 6-7
6.2.2.1 ETM11 Trace Port ................................................................................................... 6-7
6.2.3 Embedded Trace Buffer (ETB11)................................................................................ 6-9
6.2.4 L2CC Debug Support .................................................................................................. 6-9
6.2.4.1 ARM11 L2CC Event Monitor (EVTMON) ............................................................ 6-9
6.2.5 Embedded Cross Trigger Interface (ECTCTI) .......................................................... 6-10
6.2.6 Debug Support Via Critical Signal Visibility ............................................................6-10
6.2.7 Interrupts.................................................................................................................... 6-10
6.2.8 General Purpose Timer (GPT) ................................................................................... 6-11
6.3 Embedded Cross Trigger (ECT).................................................................................... 6-11
6.3.1 ECT Overview........................................................................................................... 6-11
6.3.1.1 Cross Trigger Interface (CTI)................................................................................ 6-14
6.3.1.2 Wrapper On CTI.................................................................................................... 6-15
6.3.1.3 Cross Trigger Matrix (CTM) ................................................................................. 6-15
6.3.1.4 Clock Considerations............................................................................................. 6-16
6.3.2 ECT Integration in the i.MX31 and i.MX31L...........................................................6-17
6.3.2.1 CTI SJC Connectivity............................................................................................6-18
6.3.3 Cross Trigger Input and Output Signals ....................................................................6-19
6.3.3.1 ARM Cross Trigger Interface (CTI) Signal Assignments.....................................6-19
6.3.3.2 SDMA Cross Trigger Signals (ECT CTI ‘0’)........................................................ 6-20
6.3.3.3 MCU Cross Trigger Signals (ECT CTI ‘1’).......................................................... 6-21
6.3.3.4 Loopback of IOMUX Observability Signals to ECT............................................6-22
6.3.4 Examples Of Debug Use Cases Using ECT Scheme ................................................ 6-23
6.3.4.1 Debug Request/Debug Acknowledge....................................................................6-23
6.3.4.2 SDMA Debug........................................................................................................ 6-23
6.3.4.3 IO Triggers............................................................................................................. 6-24
6.3.4.4 Reconfiguration of the ECT................................................................................... 6-24
6.4 System JTAG Controller (SJC)...................................................................................... 6-25
6.4.1 SJC Main Features..................................................................................................... 6-26
6.4.2 SJC TAP Port............................................................................................................. 6-27
6.4.3 Return-TCK (RTCK) Pin Support.............................................................................6-27
6.4.4 OnCE/ICE Accesses.................................................................................................. 6-27
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
Freescale Semiconductor xi
Contents
Paragraph
Number Title
Page
Number
6.4.5 TAP Connectivity Scheme......................................................................................... 6-27
6.4.6 SDMA TAP Bypass Mechanism ............................................................................... 6-28
6.4.7 Out Of Reset Modes Of Operation............................................................................ 6-28
6.4.8 Bottom Connector/CE Bus Support...........................................................................6-29
Chapter 7
i.MX31 and i.MX31L Boot
7.1 Overview..........................................................................................................................7-1
7.1.1 Features........................................................................................................................7-1
7.2 System Boot-Up Flow in i.MX31.................................................................................... 7-2
7.2.1 Supported Boot Modes ................................................................................................ 7-2
7.3 Endian Boot Mode........................................................................................................... 7-3
7.4 Special Boot Cases...........................................................................................................7-4
7.4.1 Development Parts....................................................................................................... 7-4
7.4.1.1 Use of RAM Loader to Download Flash Image onto System Flash ....................... 7-4
7.4.1.2 iROM System Flash Bootup.................................................................................... 7-4
7.5 High Assurance Boot (HAB)........................................................................................... 7-5
7.6 MMC/SD Card................................................................................................................. 7-5
Chapter 8
ARM11 Platform
8.1 Overview..........................................................................................................................8-2
8.1.1 Features........................................................................................................................8-3
8.2 ARM11 Interfaces............................................................................................................ 8-3
8.2.1 Debug/JTAG................................................................................................................8-3
8.2.2 ETM............................................................................................................................. 8-3
8.2.3 Vectored Interrupt Controller (VIC) ............................................................................ 8-4
8.2.4 Level Two Interface..................................................................................................... 8-4
8.2.4.1 Instruction Fetch Interface....................................................................................... 8-4
8.2.4.2 Data Read Interface ................................................................................................. 8-4
8.2.4.3 Data Write Interface................................................................................................. 8-5
8.2.4.4 Peripheral Interface.................................................................................................. 8-5
8.2.5 ARM11 Symbol........................................................................................................... 8-5
8.3 ARM11 Platform Block Diagram.................................................................................... 8-5
8.4 Overview of Platform Submodules..................................................................................8-6
8.5 Configuration of ARM1136JF-S in the ARM11 Platform .............................................. 8-7
8.5.1 VFP11—Vector Floating Point Coprocessor............................................................... 8-7
8.5.2 ARM11 Instruction and Data Caches (L1).................................................................. 8-8
8.5.3 L2 Interface (IF_AHB, DR_AHB, DW_AHB)...........................................................8-8
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
xii Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
8.5.4 Vectored Interrupt Controller Interface (VIC Interface).............................................. 8-8
8.5.5 JTAG Interface.............................................................................................................8-8
8.5.6 Level Two Cache Controller (L2CC) .......................................................................... 8-8
8.5.6.1 L2CC Configuration on the ARM11 Platform........................................................ 8-9
8.5.7 L2CC Performance...................................................................................................... 8-9
8.5.8 Level Two AHB MUX (L2MUX)............................................................................... 8-9
8.5.9 AHB Downsizer (AHBDIV2) ................................................................................... 8-10
8.5.10 Multi-Layer 6 X 5 AHB Crossbar Switch (MAX).................................................... 8-10
8.5.10.1 Peripheral Bus Timeout Monitors.......................................................................... 8-10
8.5.11 ARM11 Vectored Interrupt Controller (AVIC).......................................................... 8-11
8.5.12 Clock Control Module (CLKCTL)............................................................................ 8-11
8.5.13 CLKCTL Registers.................................................................................................... 8-12
8.5.13.1 GP_CTRL, GP_SER, and GP_CER Registers...................................................... 8-12
8.5.13.2 GP_STAT Register................................................................................................. 8-13
8.5.13.3 L2_MEM_VAL Register ....................................................................................... 8-13
8.5.14 JTAG Synchronization Module (JSYNC) .................................................................8-13
8.5.15 ARM1136JF-S Embedded Trace Macrocell (ETM11).............................................. 8-14
8.5.16 Embedded Trace Buffer (ETB11).............................................................................. 8-15
8.5.17 Embedded Cross-Trigger (ECT)................................................................................ 8-15
8.5.18 ECT Implementation in the ARM11 Platform...........................................................8-16
8.6 Security Summary.......................................................................................................... 8-18
8.6.1 ARM1136JF-S MMU................................................................................................8-18
8.6.2 AIPS Access Control Registers ................................................................................. 8-18
8.6.3 AIPS Master Privilege Registers ............................................................................... 8-18
8.6.4 AIPS Peripheral Access Control Registers................................................................ 8-18
8.6.5 ipsa_cacheable, ipsb_cacheable................................................................................. 8-18
8.6.6 hmaster[3:0] Encodings............................................................................................. 8-19
8.6.7 Secure JTAG ..............................................................................................................8-19
8.6.8 disable_trace ..............................................................................................................8-20
8.6.9 Security Controller Module (SCC)............................................................................8-20
Chapter 9
ARM1136JF-S Vectored Interrupt Controller (AVIC)
9.1 Overview..........................................................................................................................9-1
9.1.1 Features........................................................................................................................9-1
9.1.2 Modes of Operation ..................................................................................................... 9-2
9.2 Memory Map and Register Definition.............................................................................9-3
9.2.1 Memory Map ............................................................................................................... 9-3
9.2.2 Register Summary........................................................................................................ 9-5
9.2.3 Register Descriptions................................................................................................... 9-9
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
Freescale Semiconductor xiii
Contents
Paragraph
Number Title
Page
Number
9.2.3.1 Interrupt Control Register...................................................................................... 9-10
9.2.3.2 Normal Interrupt Mask Register............................................................................ 9-11
9.2.3.3 Interrupt Enable Number Register......................................................................... 9-12
9.2.3.4 Interrupt Disable Number Register........................................................................ 9-13
9.2.3.5 Interrupt Enable Registers ..................................................................................... 9-14
9.2.3.6 Interrupt Type Registers ........................................................................................ 9-15
9.2.3.7 Normal Interrupt Priority Level Registers............................................................. 9-16
9.2.3.8 Normal Interrupt Vector and Status Register.........................................................9-24
9.2.3.9 Fast Interrupt Vector and Status Register .............................................................. 9-25
9.2.3.10 Interrupt Source Registers ..................................................................................... 9-26
9.2.3.11 Interrupt Force Registers ....................................................................................... 9-27
9.2.3.12 Normal Interrupt Pending Register........................................................................ 9-28
9.2.3.13 Fast Interrupt Pending Register ............................................................................. 9-29
9.2.3.14 AVIC Vector Registers........................................................................................... 9-31
9.3 ARM1136JF-S Interrupt Controller Operation..............................................................9-31
9.3.1 ARM1136JF-S Prioritization of Exception Sources.................................................. 9-31
9.3.2 AVIC Prioritization of Interrupt Sources................................................................... 9-32
9.3.3 Controlling Bus Arbitration With AVIC.................................................................... 9-32
9.3.4 The AVIC Interface To The ARM1136JF-S Core .....................................................9-32
9.3.5 AVIC Interface and Fast Interrupts............................................................................ 9-32
9.3.6 Writing Reentrant Normal Interrupt Routines...........................................................9-33
9.4 Interrupt Usage ..............................................................................................................9-33
9.4.1 Simple Steps to Enable Interrupts.............................................................................. 9-33
9.4.1.1 Normal or Fast Interrupt........................................................................................ 9-34
9.4.1.2 Accelerated Normal Interrupt................................................................................ 9-34
9.4.2 Enabling Interrupts, Code Examples ......................................................................... 9-34
9.4.3 Normal Interrupt Mechanism..................................................................................... 9-35
9.4.4 Vector Accelerated Normal Interrupt Mechanism.....................................................9-35
Chapter 10
Security Controller (SCC)
10.1 Overview........................................................................................................................10-2
10.2 External Signal Description........................................................................................... 10-2
Chapter 11
Security Random Number Generator Accelerator (RNGA)
11.1 Overview........................................................................................................................ 11-1
11.2 Features.......................................................................................................................... 11-2
11.3 External Signal Description........................................................................................... 11-2
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
xiv Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
Chapter 12
Run-Time Integrity Checker (RTIC)
12.1 Features..........................................................................................................................12-1
12.1.1 Modes of Operation ................................................................................................... 12-2
12.2 Initialization/Application Information........................................................................... 12-2
12.2.1 System Application.................................................................................................... 12-2
Chapter 13
IC Identification (IIM)
13.1 Overview........................................................................................................................13-1
13.1.1 Features......................................................................................................................13-1
Chapter 14
L2 Cache Controller (L2CC)
14.1 Overview........................................................................................................................15-1
14.1.1 L2CC Feature Set....................................................................................................... 15-2
14.1.2 L2CC Configuration.................................................................................................. 15-3
14.1.3 AHB Slave Port ......................................................................................................... 15-5
14.1.4 AHB Master Port....................................................................................................... 15-5
14.1.5 Write Buffer (WB)..................................................................................................... 15-6
14.1.6 Write-Allocation Buffer............................................................................................. 15-7
14.1.7 Eviction Buffer (EB).................................................................................................. 15-7
14.1.8 Line Read Buffer (LRB)............................................................................................ 15-7
14.1.9 Linefill Buffer (LFB)................................................................................................. 15-7
14.1.10 The ARM11 Event Monitor....................................................................................... 15-7
14.2 Modes of Operation ....................................................................................................... 15-8
14.2.1 L2CC Clocking.......................................................................................................... 15-8
14.2.2 L2CC Idle ..................................................................................................................15-8
14.2.3 L2CC Disabled ........................................................................................................ 15-11
14.2.4 L2CC Target Speed.................................................................................................. 15-11
14.2.5 L2CC Power Management....................................................................................... 15-11
14.2.6 L2CC Performance.................................................................................................. 15-12
14.3 L2CC Memories ..........................................................................................................15-12
14.3.1 Latency Configuration............................................................................................. 15-12
14.3.1.1 L2 TAG/VALID and DIRTY Memories.............................................................. 15-12
14.3.1.2 L2 DATA Memory and Clock Stretch Circuit..................................................... 15-13
14.3.2 Mega Bit rval/wval Programmable Control Bits.....................................................15-13
14.3.3 L2CC Clock-Gating Logic....................................................................................... 15-13
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
Freescale Semiconductor xv
Contents
Paragraph
Number Title
Page
Number
14.4 Configuration and Control Registers ........................................................................... 15-14
14.4.1 Register Descriptions............................................................................................... 15-17
14.4.1.1 Register 0: L2CC Cache ID Register................................................................... 15-17
14.4.1.2 Register 0: L2CC Cache Type Register............................................................... 15-18
14.4.1.3 Register 1: L2CC Control Register...................................................................... 15-19
14.4.1.4 Register 1: L2CC Auxiliary Control register.......................................................15-20
14.4.1.5 Register 7: L2CC Cache Maintenance Operations.............................................. 15-23
14.4.1.5.1 Atomic Operations........................................................................................... 15-24
14.4.1.5.2 Background Operations................................................................................... 15-24
14.4.1.5.3 Line Based Operations..................................................................................... 15-25
14.4.1.5.4 Way-Based Operations .................................................................................... 15-25
14.4.1.6 Register 9: L2CC Cache Lockdown....................................................................15-25
14.4.1.6.1 Uses of Lockdown Format C........................................................................... 15-26
14.4.1.6.2 Preventing or Reducing Cache Pollution......................................................... 15-26
14.4.1.6.3 Using Lockdown Format C for Processing Frame Buffers .............................15-26
14.4.1.7 L2CC Replacement Strategy ............................................................................... 15-27
14.4.1.8 Register 15: Test and Debug................................................................................ 15-27
14.4.1.8.1 Test registers.................................................................................................... 15-27
14.4.1.9 L2 Line Tag Register ........................................................................................... 15-28
14.4.1.10 L2CC Debug Control Register ............................................................................15-29
14.4.2 Forcing Write-Through Behavior............................................................................ 15-30
14.4.2.1 L2CC Auxiliary Control Register 2 (L2CCAUXCR) .........................................15-30
14.5 L2 Initialization/Application Information ................................................................... 15-33
14.5.1 Configuring the ARM11P L2CC............................................................................. 15-33
14.5.1.1 Invalidating the L2CC Cache Memory................................................................ 15-34
Chapter 15
ARM11 Event Monitor (EVTMON)
15.1 Overview........................................................................................................................16-1
15.2 Features..........................................................................................................................16-1
15.3 Memory Map and Register Definition........................................................................... 16-1
15.3.1 Memory Map ............................................................................................................. 16-2
15.3.2 Register Summary...................................................................................................... 16-2
15.3.3 Register Descriptions................................................................................................. 16-4
15.3.3.1 Monitor Control Register (EMMC)....................................................................... 16-4
15.3.3.2 Counter Status Register (EMCS)........................................................................... 16-5
15.3.3.3 Counter Configuration Registers (EMCCx).......................................................... 16-6
15.3.3.4 Counter Registers (EMCx)....................................................................................16-8
15.4 EVTMON Interrupts...................................................................................................... 16-9
15.5 Clock Gating..................................................................................................................16-9
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
xvi Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
Chapter 16
External Memory Interface (EMI)
16.1 Overview........................................................................................................................17-3
16.2 Features..........................................................................................................................17-3
16.3 PCMCIA Host Adaptor ................................................................................................. 17-4
16.3.1 Interrupt Generation................................................................................................... 17-4
16.3.2 Card Extraction.......................................................................................................... 17-5
16.3.3 TrueIDE Support........................................................................................................ 17-5
16.4 NAND Flash Controller................................................................................................. 17-6
16.5 Operation .......................................................................................................................17-7
16.5.1 Internal and External Communications ..................................................................... 17-7
16.5.2 Sharing of I/O Pins .................................................................................................... 17-8
16.6 The Enhanced SDRAM Controller (ESDCTL)............................................................. 17-8
16.7 EMI AHB MUX .......................................................................................................... 17-10
16.7.1 Overview of EMI AHB MUX Operation ................................................................ 17-10
16.8 EMI I/O MUX ............................................................................................................. 17-12
16.8.1 Overview of EMI I/O MUX Operation ................................................................... 17-13
16.8.2 EMI Input/Output Signals........................................................................................ 17-27
16.9 Memory Map/Register Definition ............................................................................... 17-34
Chapter 17
Multi-Master Memory Interface (M3IF)
17.1 Overview........................................................................................................................18-3
17.1.1 M3IF Interfaces.......................................................................................................... 18-3
17.1.2 Features......................................................................................................................18-4
17.2 Memory Map and Register Definition........................................................................... 18-5
17.2.1 Memory Map ............................................................................................................. 18-5
17.2.2 Register Summary...................................................................................................... 18-6
17.2.3 Register Descriptions................................................................................................. 18-9
17.2.3.1 M3IF Control Register (M3IFCTL) ...................................................................... 18-9
17.2.3.2 M3IF Snooping Configuration Register 0 (M3IFSCFG0) .................................. 18-11
17.2.3.3 M3IF Snooping Configuration Register 1 (M3IFSCFG1) .................................. 18-13
17.2.3.4 M3IF Snooping Configuration Register 2 (M3IFSCFG2) .................................. 18-14
17.2.3.5 M3IF Snooping Status Register 0 (M3IFSSR0)..................................................18-14
17.2.3.6 M3IF Snooping Status Register 1 (M3IFSSR1)..................................................18-15
17.2.3.7 M3IF Master Lock WEIM CSx Register (M3IFMLWEx)..................................18-16
17.3 Functional Description................................................................................................. 18-18
17.3.1 Snooping Logic........................................................................................................18-18
17.3.1.1 Snooping Overview .............................................................................................18-18
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
Freescale Semiconductor xvii
Contents
Paragraph
Number Title
Page
Number
17.4 Initialization/Application Information.........................................................................18-19
17.4.1 M3IF in a System..................................................................................................... 18-19
17.4.1.1 Snooping Window Settings ................................................................................. 18-19
17.4.1.2 Snooping Window Settings ................................................................................. 18-21
Chapter 18
Wireless External Interface Module (WEIM)
18.1 Overview........................................................................................................................19-2
18.1.1 Features......................................................................................................................19-3
18.1.2 Modes of Operation ................................................................................................... 19-3
18.2 External Signal Description........................................................................................... 19-4
18.2.1 Overview....................................................................................................................19-4
18.3 Detailed Signal Descriptions ......................................................................................... 19-4
18.4 Memory Map and Register Definition........................................................................... 19-8
18.4.1 Memory Map ............................................................................................................. 19-8
18.4.2 Register Summary.................................................................................................... 19-10
18.4.3 Register Descriptions............................................................................................... 19-11
18.4.3.1 Chip Select x Upper Control Register (CSCRxU) .............................................. 19-13
18.4.3.2 Chip Select x Lower Control Register (CSCRxL) .............................................. 19-17
18.4.3.3 Chip Select x Additional Control Register (CSCRxA) .......................................19-21
18.4.3.4 WEIM Configuration Register (WCR)................................................................ 19-24
18.5 Functional Description................................................................................................. 19-25
18.5.1 Configurable Bus Sizing.......................................................................................... 19-25
18.5.2 WEIM Operational Modes....................................................................................... 19-25
18.5.3 Burst Mode Memory Operation............................................................................... 19-26
18.5.4 Burst Clock Divisor................................................................................................. 19-27
18.5.5 Burst Clock Start...................................................................................................... 19-27
18.5.6 Page Mode Emulation.............................................................................................. 19-27
18.5.7 PSRAM Mode Operation......................................................................................... 19-28
18.5.8 Mixed AHB/Memory Burst Modes Support ...........................................................19-28
18.5.9 AHB Bus Cycles Support........................................................................................ 19-28
18.5.10 DTACK Mode.......................................................................................................... 19-30
18.5.11 Internal Input Data Capture ..................................................................................... 19-30
18.5.12 Error Conditions ...................................................................................................... 19-31
18.6 Initialization/Application Information.........................................................................19-31
18.7 External Bus Timing Diagrams.................................................................................... 19-31
18.7.1 Asynchronous Memory Accesses Timing Diagrams...............................................19-32
18.7.1.1 AHB Halfword Access to Halfword Width Memory.......................................... 19-32
18.7.1.2 AHB Word Access to Halfword Width Memory.................................................19-39
18.7.2 Page Mode Timing Diagrams.................................................................................. 19-51
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
xviii Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
18.7.2.1 AHB Word Accesses to Halfword Width Memory .............................................19-51
18.7.3 DTACK Mode Memory Accesses Timing Diagrams.............................................. 19-52
18.7.3.1 AHB Word Accesses to Word-Width Memory.................................................... 19-52
18.7.4 Burst Memory Accesses Timing Diagrams............................................................. 19-55
18.7.4.1 AHB Word Accesses to Halfword Width Memory .............................................19-55
18.7.4.2 AHB Accesses to Word-Width Burst Memory....................................................19-58
18.7.5 Synchronous Accesses Timing Diagrams with PSRAM.........................................19-66
18.7.5.1 AHB Sequential Accesses to Halfword Width PSRAM Memory.......................19-66
18.7.5.2 AHB Sequential Accesses to Word-width PSRAM Memory.............................. 19-68
18.7.6 Muxed A/D Mode.................................................................................................... 19-69
18.7.6.1 Asynchronous Word Accesses to Word-Width Memory.....................................19-69
18.7.6.2 Synchronous Accesses with Word-width Memory..............................................19-71
Chapter 19
Enhanced SDRAM Controller (ESDCTL)
19.1 Overview........................................................................................................................20-3
19.1.1 SDRAM Command Controller.................................................................................. 20-3
19.1.2 Bank Model................................................................................................................20-3
19.1.3 Decoder and Address MUX....................................................................................... 20-3
19.1.4 ESDCTL Control and Configuration Registers......................................................... 20-3
19.1.5 Refresh Sequencer ..................................................................................................... 20-3
19.1.6 Command Sequencer................................................................................................. 20-3
19.1.7 Size Logic..................................................................................................................20-4
19.1.8 Mobile/Low Power DDR (LPDDR) Interface...........................................................20-4
19.1.8.1 Power Down Timer................................................................................................ 20-4
19.1.9 Features......................................................................................................................20-4
19.1.10 Modes of Operation ................................................................................................... 20-6
19.2 External Signal Description........................................................................................... 20-7
19.2.1 Detailed Signal Descriptions ..................................................................................... 20-8
19.3 Memory Map and Register Definition.........................................................................20-10
19.3.1 Memory Map ........................................................................................................... 20-10
19.3.2 Register Summary.................................................................................................... 20-11
19.3.3 Register Descriptions............................................................................................... 20-14
19.3.3.1 ESDCTL0 and ESDCTL1 Control Registers......................................................20-15
19.3.3.2 ESDCTL Configuration Registers (ESDCFG0/ESDCFG1) ............................... 20-20
19.3.3.3 ESDMISC Miscellaneous Register (ESDMISC)................................................. 20-33
19.3.3.4 MDDR Delay Line 1 Configuration Debug Register.......................................... 20-35
19.3.3.5 MDDR Delay Line 2 Configuration Debug Register.......................................... 20-36
19.3.3.6 MDDR Delay Line 3 Configuration Debug Register.......................................... 20-37
19.3.3.7 MDDR Delay Line 4 Configuration Debug Register.......................................... 20-38
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
Freescale Semiconductor xix
Contents
Paragraph
Number Title
Page
Number
19.3.3.8 MDDR Delay Line 5 Configuration Debug Register.......................................... 20-39
19.3.3.9 MDDR Delay Line Cycle Length Debug Register..............................................20-40
19.4 Functional Description................................................................................................. 20-41
19.4.1 Enhanced SDRAM Controller Optimization Strategy.............................................20-42
19.4.1.1 MIF1—No Optimization/Sequential Accesses....................................................20-45
19.4.1.2 MIF2—Medium Level Optimization/Command Anticipation............................ 20-45
19.4.1.3 Latency Hiding .................................................................................................... 20-45
19.4.2 Address Multiplexing ..............................................................................................20-48
19.4.2.1 Multiplexed Address Bus .................................................................................... 20-48
19.4.2.2 Bank Addresses ................................................................................................... 20-50
19.4.3 Multiplexed Address Bus—During “Special” Mode (SMODE 1 or 3)...................20-51
19.4.4 Refresh.....................................................................................................................20-51
19.4.5 Low Power Operating Modes.................................................................................. 20-53
19.4.5.1 Self Refresh Mode for SDRAM/LPDDR Devices.............................................. 20-54
19.4.5.2 Manual Self Refresh Mode for SDRAM/LPDDR Devices.................................20-56
19.4.5.3 Precharge Power Down Mode............................................................................. 20-58
19.4.5.3.1 SDRAM Precharge Power Down Mode.......................................................... 20-58
19.4.5.4 Active Power Down Mode .................................................................................. 20-63
19.4.5.4.1 SDRAM/LPDDR Active Power Down Mode.................................................20-63
19.4.5.5 Precharge bank(s)—Low Power Mode................................................................ 20-66
19.4.5.6 LPDDR Frequency Change................................................................................. 20-66
19.4.6 SDRAM (SDR and LPDDR) Command Encoding.................................................20-66
19.4.6.1 Reset ....................................................................................................................20-67
19.4.7 Normal READ/WRITE Mode................................................................................. 20-68
19.4.7.1 SDR Cycle Accurate Enhanced SDRAM Controller Accesses...........................20-91
19.4.7.1.1 Single Read Word Access to 16-Bit Memory.................................................. 20-91
19.4.7.1.2 Misaligned INCR4 Burst Read Access to 16-Bit Memory .............................20-92
19.4.7.1.3 Misaligned WRAP8 Burst Read Access to 32-Bit Memory........................... 20-94
19.4.7.2 Single Write Word Access to 32-Bit Memory.....................................................20-96
19.4.7.2.1 INCR4 Burst Write Word Access to 32-Bit Memory...................................... 20-96
19.4.7.3 SDRAM Command Sequence for Burst Accesses..............................................20-97
19.4.8 Precharge Command Mode ..................................................................................... 20-98
19.4.9 Auto-Refresh Mode ............................................................................................... 20-100
19.4.10 Manual Self Refresh Mode.................................................................................... 20-101
19.4.11 Set Mode Register Mode ....................................................................................... 20-101
19.5 Initialization/Application Information.......................................................................20-103
19.5.1 Memory Device Selection ..................................................................................... 20-104
19.5.2 Configuring Controller for SDRAM Memory Array ............................................20-104
19.5.3 CAS Latency..........................................................................................................20-104
19.5.4 SDRAM/LPDDR Initialization Sequence............................................................. 20-104
19.5.4.1 SDRAM Initialization........................................................................................ 20-105
MCIMX31 and MCIMX31L Applications Processors Reference Manual, Rev. 2.4
xx Freescale Semiconductor
Contents
Paragraph
Number Title
Page
Number
19.5.4.1.1 SDR SDRAM Initialization...........................................................................20-105
19.5.4.1.2 LPDDR SDRAM Initialization .....................................................................20-107
19.5.4.2 SDR SDRAM Load Mode Register .................................................................. 20-108
19.5.4.3 SDRAM Memory Configuration Examples...................................................... 20-110
19.5.4.3.1 Single 64 Mbit (4Mx16) SDRAM Configuration ......................................... 20-110
19.5.4.3.2 Single 128 Mbit (8Mx16) SDRAM Configuration ........................................20-111
19.5.4.3.3 Single 256 Mbit (16Mx16) SDRAM Configuration ..................................... 20-112
19.5.4.3.4 Single 512 Mbit (32Mx16) SDRAM Configuration ..................................... 20-113
19.5.4.3.5 Single 1-Gbit (64Mx16) SDRAM Configuration.......................................... 20-114
19.5.4.3.6 Dual 64 Mbit (4Mx16) SDRAM Configuration............................................ 20-115
19.5.4.3.7 Dual 128 Mbit (8Mx16) SDRAM Configuration.......................................... 20-116
19.5.4.3.8 Dual 256 Mbit (16Mx16) SDRAM Configuration........................................ 20-117
19.5.4.3.9 Single 64-Mbit (2Mx32) SDRAM Configuration......................................... 20-118
19.5.4.3.10 Single 128-Mbit (4Mx32) SDRAM Configuration....................................... 20-119
19.5.4.3.11 Single 256-Mbit (8Mx32) SDRAM Configuration.......................................20-120
19.5.4.3.12 Single 512-Mbit (16Mx32) SDRAM Configuration.....................................20-121
19.5.4.3.13 Single 1-Gbit (32Mx32) SDRAM Configuration.......................................... 20-122
19.5.4.3.14 Single 2-Gbit (64Mx32) SDRAM Configuration.......................................... 20-123
19.5.4.3.15 Single 512-Mbit (16Mx32) Mobile DDR SDRAM Configuration............... 20-124
19.5.4.3.16 Single 512-Mbit (32Mx16) Mobile DDR SDRAM Configuration............... 20-125
Chapter 20
NAND Flash Controller (NANDFC)
20.1 Overview........................................................................................................................21-2
20.2 Operation ....................................................................................................................... 21-2
20.3 Features..........................................................................................................................21-3
20.4 External Signal Description........................................................................................... 21-4
20.4.1 Overview....................................................................................................................21-4
20.4.2 Detailed Signal Descriptions ..................................................................................... 21-4
20.5 NANDFC Buffer Memory Space .................................................................................. 21-6
20.5.1 Main and Spare Area Buffers .................................................................................... 21-7
20.6 Memory Map and Register Definition........................................................................... 21-9
20.6.1 Memory Map ............................................................................................................. 21-9
20.6.2 Register Summary.................................................................................................... 21-10
20.7 Register Descriptions................................................................................................... 21-12
20.7.1 Internal SRAM SIZE (NFC_BUFSIZE).................................................................. 21-12
20.7.1.1 Buffer Number for Page Data Transfer (RAM_BUFFER_ADDRESS) ............. 21-12
20.7.2 NAND Flash Address (NAND_FLASH_ADD)...................................................... 21-13
20.7.3 NAND Flash Command (NAND_FLASH_CMD).................................................. 21-13
20.7.4 NANDFC Internal Buffer Lock Control (NFC_CONFIGURATION).................... 21-14
/