www.ti.com
4.3.4.1 AIF2 OBSAI Ingress Reception Timing Implementation............................................... 66
4.3.4.2 AIF2 OBSAI Egress Transmission Timing Implementation ........................................... 67
4.4 PhyT and RadT Timers.................................................................................................... 69
4.5 AIF2 Timing Details ........................................................................................................ 70
4.5.1 DMA Timing........................................................................................................ 70
4.5.1.1 PKTDMA Timing ............................................................................................ 70
4.5.1.2 AD DIO DMA Timing ....................................................................................... 72
4.5.2 AIF2 Internal Delay................................................................................................ 72
4.5.2.1 DB =>PE Timing ............................................................................................ 72
4.5.2.2 PE=>TM Timing............................................................................................. 73
4.5.2.3 Delta and PE Event Offset Calculation................................................................... 73
4.5.2.4 TM =>RM SerDes Loopback Timing ..................................................................... 73
4.5.2.5 TM =>RM Timing............................................................................................ 73
4.5.2.6 RM => RT timing (Retransmission or Aggregation) .................................................... 74
4.5.2.7 RM =>PD =>DB Timing (UL Case)....................................................................... 74
4.5.2.8 MAC Timing (SerDes Timing) ............................................................................. 75
4.5.3 WCDMA Timing Example........................................................................................ 76
4.5.4 LTE Timing Example.............................................................................................. 77
4.5.5 CLKSTP_REQ Min Timing ...................................................................................... 78
5 Interface Standards CPRI, OBSAI Specifics........................................................................... 80
5.1 CPRI/OBSAI Overlay of Functionality ................................................................................... 81
5.1.1 CPRI/OBSAI Ingress DMA Channel Addressing/Indexing................................................... 81
5.1.1.1 CPRI.......................................................................................................... 81
5.1.1.2 OBSAI ........................................................................................................ 82
5.1.2 Reception Timing.................................................................................................. 82
5.1.3 Transmission Based Timing ..................................................................................... 82
5.1.4 Short Frame Mode ................................................................................................ 83
5.1.4.1 OBSAI ........................................................................................................ 83
5.1.4.2 CPRI.......................................................................................................... 83
5.2 CPRI Specifics.............................................................................................................. 84
5.2.1 CPRI Control Data Flow.......................................................................................... 84
5.2.1.1 Fast Ethernet ................................................................................................ 84
5.2.1.2 4B/5B Encoding............................................................................................. 85
5.2.1.3 Interleave/Deinterleave..................................................................................... 87
5.2.1.4 Packet Parsing .............................................................................................. 87
5.2.1.5 Control Packet DMA........................................................................................ 88
5.2.2 CPRI Physical Interface (Phy) Timing.......................................................................... 88
5.2.3 CPRI Link Maintenance {LOS, LOF, RAI, SDI} ............................................................... 88
5.2.4 CPRI AIF2 Timer Startup......................................................................................... 89
5.3 OBSAI Specifics............................................................................................................ 90
5.3.1 OBSAI Standard Overview....................................................................................... 90
5.3.1.1 OBSAI Overview: Frame/Message Structure ........................................................... 92
5.3.1.2 OBSAI Overview: RP3 Tx and Rx FSMs ................................................................ 93
5.3.1.3 OBSAI Overview: Timestamp ............................................................................. 95
5.3.1.4 OBSAI Overview: Message Payload Formats .......................................................... 96
5.3.2 OBSAI: Header Based Processing.............................................................................. 97
5.3.2.1 DMA Channel Index ........................................................................................ 97
5.3.2.2 8B/10B Code Violation and Bad OBSAI Message Header............................................ 97
5.3.2.3 OBSAI: Missing Timestamp ............................................................................... 98
5.3.3 OBSAI: 6 GHz Scrambling....................................................................................... 99
5.3.4 OBSAI: Generic Packet Mode ................................................................................. 100
5.3.5 OBSAI: RP3 Transmission ..................................................................................... 101
5.3.5.1 OBSAI Tx: Modulo Rules ................................................................................ 101
3
SPRUHL2B–October 2012–Revised February 2015 Contents
Submit Documentation Feedback
Copyright © 2012–2015, Texas Instruments Incorporated