xii Lucent Technologies Inc.
➤ Figure 5-4.DAU Pseudorandom Sequence Generator.................................................................................... 5-8
➤ Figure 5-5.XAAU—X Address Arithmetic Unit............................................................................................... 5-11
➤ Figure 5-6.YAAU—Y Address Arithmetic Unit............................................................................................... 5-13
➤ Figure 5-7.Direct Data Addressing ................................................................................................................ 5-15
➤ Figure 5-8.Use of the rb and re Registers ..................................................................................................... 5-16
➤ Figure 6-1.External Memory Interface ............................................................................................................. 6-1
➤ Figure 6-2.EMI Example................................................................................................................................ 6-14
➤ Figure 6-3.CKO Timing.................................................................................................................................. 6-17
➤ Figure 6-4.Write, Read, Read, W = 0 ............................................................................................................ 6-18
➤ Figure 6-5.Read, Write, Write, W = 0............................................................................................................. 6-19
➤ Figure 6-6.Read, Write, W = 0....................................................................................................................... 6-20
➤ Figure 6-7.Read, Read .................................................................................................................................. 6-21
➤ Figure 6-8.Write W = 1 .................................................................................................................................. 6-22
➤ Figure 6-9.Read, Read, with Delayed Enable ............................................................................................... 6-23
➤ Figure 6-10.Write, Read, with Delayed Enable, No Hold Time...................................................................... 6-24
➤ Figure 6-11.External ROM Boot-Up............................................................................................................... 6-25
➤ Figure 7-1.Serial I/O Internal Data Path .......................................................................................................... 7-1
➤ Figure 7-2.SIO Clocks ..................................................................................................................................... 7-2
➤ Figure 7-3.SIO Active Mode Clock Timing....................................................................................................... 7-3
➤ Figure 7-4.SIO Passive Mode Input Timing, 16-bit Words .............................................................................. 7-4
➤ Figure 7-5.SIO Active Mode Input Timing, 16-bit Words ................................................................................. 7-5
➤ Figure 7-6.SIO Passive Mode Output Timing, 16-bit Words............................................................................ 7-6
➤ Figure 7-7.SIO Active Mode Output Timing, 16-bit Words .............................................................................. 7-7
➤ Figure 7-8.SIO Passive Mode Output Timing, 8-bit Words.............................................................................. 7-8
➤ Figure 7-9.DSP1611/17/18/27/28/29 to Lucent Technologies CSP1027 Codec Interface............................ 7-13
➤ Figure 7-10.DSP1611/17/18/27/28/29 to Lucent Technologies T7525 Codec Interface............................... 7-13
➤ Figure 7-11.Multiprocessor Connections....................................................................................................... 7-15
➤ Figure 7-12.Destination Address Communication ......................................................................................... 7-16
➤ Figure 7-13.Protocol Channel Communication.............................................................................................. 7-16
➤ Figure 7-14.DSP1611/17/18/27/28/29 Multiprocessor Connections.............................................................. 7-17
➤ Figure 7-15.Multiprocessor Mode time slots.................................................................................................. 7-18
➤ Figure 7-16.Multiprocessor Mode Output Timing .......................................................................................... 7-19
➤ Figure 7-17.DSP1611/17/18/27/28/29 Multiprocessor Communications....................................................... 7-23
➤ Figure 7-18.SIO2—PIO/PHIF Multiplexing .................................................................................................... 7-26
➤ Figure 8-1.Parallel I/O Unit .............................................................................................................................. 8-1
➤ Figure 8-2.Active Mode Input Timing (Minimum Width PIDS) ......................................................................... 8-3
➤ Figure 8-3.Active Mode Output Timing (Minimum Width PODS)..................................................................... 8-4
➤ Figure 8-4.PIO Interaccess Timing.................................................................................................................. 8-5
➤ Figure 8-5.Passive Mode Input Timing............................................................................................................ 8-7
➤ Figure 8-6.Passive Mode Output Timing ......................................................................................................... 8-8
➤ Figure 8-7.The DSP as a Microprocessor Peripheral...................................................................................... 8-9
➤ Figure 8-8.Peripheral Mode Input Timing ...................................................................................................... 8-11
➤ Figure 8-9.Peripheral Output Mode Timing ................................................................................................... 8-12
➤ Figure 8-10.Polling PSTAT Timing ................................................................................................................ 8-13
➤ Figure 8-11.PIO Latent Reads Hardware...................................................................................................... 8-18
➤ Figure 8-12.PIO Latent Reads Timing........................................................................................................... 8-18
➤ Figure 9-1.Parallel Host Interface.................................................................................................................... 9-1
➤ Figure 9-2.
Intel
Mode, 16-Bit Read.................................................................................................................. 9-3
➤ Figure 9-3.
Intel
Mode, 16-Bit Write.................................................................................................................. 9-4
➤ Figure 9-4.
Motorola
Mode, 16-Bit Read .......................................................................................................... 9-5