Rev. 0.1 5/10 Copyright © 2010 by Silicon Laboratories Si5317-EVB
Si5317-EVB
Si5317 EVALUATION BOARD USER’S GUIDE
Description
The Si5317-EVB User’s Guide provides a complete and
simple evaluation of the functions, features, and
performance of the Si5317.
The Si5317 is a pin-controlled 1:1 jitter-attenuating
clock for high-performance applications.
The Si5317 is based on Silicon Laboratories' 3rd-
generation DSPLL® technology, which provides any-
rate jitter attenuation in a highly integrated PLL solution
that eliminates the need for external VCXO and loop
filter components. The DSPLL loop bandwidth is user
programmable, providing jitter performance optimization
at the application level.
Features
No software required. Simple jumpers for device
configuration
Fully powered from either a single USB port or an
external power supply
Selectable external reference clock or on-board
crystal
Status LEDs
Header to connect to external test equipment for
automated testing
Si5317-EVB
2 Rev. 0.1
1. Functional Block Diagram
A functional block diagram of the EVB is shown in Figure 1. The Si5317-EVB provides alarm and status outputs,
programmable output clock signal format (LVPECL, LVDS, CML, CMOS), selectable loop bandwidths, and ultra
low jitter.
The Si5317 accepts a single clock input ranging from 1 MHz to 710 MHz and generates two equal frequency clock
outputs ranging from 1 to 710 MHz. The clock frequency range and loop bandwidth are selectable from a simple
look-up table. The Si5317-EVB has a differential clock input that is AC terminated to 50 and then AC-coupled to
the Si5317. The two clock outputs are AC-coupled. The XA-XB reference is usually a 114.285 MHz crystal; but
there are provisions for an external XA-XB reference (either differential or single-ended). The device status are
available on a ribbon header and LEDs. Control pins are strapped using jumper headers for device configuration
and various board options. The board can be powered using either external power supplies or from a PC's USB
port. Refer to the Si5317 data sheet for technical details of the device.
Figure 1. Si5317 EVB Block Diagram
Si5317
CKIN+
CKIN-
CKOUT1+
CKOUT1-
CKOUT2+
CKOUT2-
FRQTBL
FRQSEL[3:0]
BWSEL[1:0]
RATE[1:0]
SFOUT[1:0]
DBL2_BY
XA XB
INC
DEC
LOS
LOL
RST_B
2x5
JUMPER
HEADER
2x15
JUMPER
HEADER
L
E
D
Term*
Term*
Term*
Control
Status/
Control
VDD
GND
Header
USB
+ Regulator
DUT Power
3.3V
Term*
Si5317-EVB
Rev. 0.1 3
2. Si5317-EVB Input and Output Clocks
2.1. Input Clocks
The Si5317-EVB has a differential clock input that is ac terminated and ac coupled before being presented to the
Si5317. If the input clock frequencies are low (below 10 MHz), there are extra considerations that should be taken
into account. The Si5317 has a maximum clock input rise time specification of 11 ns that must be met (see CKNtrf
in the Si5317 data sheet). Also, if the input clock is LVCMOS, it might be advantageous to replace the input
coupling capacitors (C7, C12, C16. and C18) with 0 resistors. When using LVCMOS inputs, the user should
consider removing the ac termination and using source series termination located at the driving source.
Regardless of the input format, if the clock inputs are not approximately 50% duty cycle, it is highly recommended
to avoid ac coupling. For input clocks that are far off of 50% duty cycle, the average value of the signal that passes
through the coupling capacitor will be significantly off of the midpoint between the maximum and minimum value of
the clock signal, resulting in a mismatch with the common mode input threshold voltage (see Vicm, in the Si5317
data sheet).
2.2. XA-XB Reference
To achieve a very low jitter generation and for stability during holdover, the Si5317 requires a stable, low jitter
reference at its XA-XB pins. To that end, the EVB is configured with a 114.285 MHz third overtone crystal
connected between pins 6 and 7 of the Si5317. However, the Si5317-EVB is also capable of using an external XA-
XB reference oscillator, either differential or single-ended. For details concerning the allowed XA-XB reference
frequencies and their RATE settings, see the Si5317 data sheet. J1 and J2 are the SMA connectors with ac
termination. AC coupling is also provided that needs to be installed at C6 and C8. Table 1 explains the component
changes that are needed to implement an external XA-XB reference oscillator.
Table 1. XA-XB Reference Connections
Mode
Xtal Ext Ref
Ext Ref In+ NC J1
Ext Ref In- NC J2
C6, C8 NOPOP install
R8 install NOPOP
RATE0
(See note 4)
MH
RATE1
(See note 4)
MM
Notes:
1. Xtal is 114.285 MHz.
2. NC - no connect.
3. NOPOP - do not install.
4. J12 jumper, see Table 3.
5. C6 on bottom of the board.
Si5317-EVB
4 Rev. 0.1
2.3. Output Clock
The clock outputs are AC-coupled and are available on SMAs J5, J7, J9 and J11. For LVCMOS outputs, it might be
desirable to replace the AC coupling capacitors (C9,C14,C17, and C20) with 0 resistors. Also, if greater drive
strength is desired for an LVCMOS output, R6 and R10 can be installed.
2.4. Pin Configuration
J12 is the large jumper header in the center left of the board that implements the jumper plugs that configure the
pins of the Si5317. Each pin can be strapped to become either H, M, or L. The H level is achieved by installing a
jumper plug between the appropriate middle row pin and its VDD row pin. L is achieved by installing a jumper plug
between the appropriate middle row pin and its GND row pin. M is achieved by installing no jumper plug.
2.5. Evaluation Board Power
The EVB can be powered from two possible sources: USB or external supplies. A 3.3 V supply is required to run
the LEDs because of their rather large forward drop. The Si5317 power supply can be separated from the 3.3 V
supply so that the Si5317 can be evaluated at a voltage other than 3.3 V. It is important to note that when the USB
supply is being used, the EVB uses the USB port only for power and that the resulting power supply is strictly 3.3 V.
Here are the instructions for the various possibilities:
2.5.1. External Power Supplies
Install a jumper between J16.1 and J16.2 (labeled EXT).
There should be no USB connection.
If the Si5317 is not being operated at 3.3 V, two supplies should be connected to J14. Connect the 3.3 V supply to
J14.1 and J14.2 (labeled 3.3 V and GND). Connect the SI5317 power supply between J14.2 and J14.3 (labeled
GND and DUT).
If the Si5317 is to be operated at 3.3 V, J15 (labeled ONE PWR) can be installed, requiring only one external
supply. Connect 3.3 V power between J14.2 and J14.3 (labeled GND and DUT).
2.5.2. USB Power
Install a jumper between J16.2 and J16.3 (labeled USB).
Install a jumper at J15 (labeled ONE PWR).
With a USB cable, plug the EVB into a powered USB port.
2.5.3. USB 3.3V Power, External Si5317 Power
Install a jumper between J16.2 and J16.3 (labeled USB).
No jumper at J15 (labeled ONE PWR).
Connect the Si5317 power supply between J14.2 and J14.3 (labeled GND and DUT).
Si5317-EVB
Rev. 0.1 5
3. Connectors and LEDs
3.1. LEDs
3.2. Jumpers, Headers, and Connectors
Refer to Figure 2 to locate the items described in this section.
Figure 2. EVB Jumper Locations
Table 2. LED Descriptions
LED Label Significance
D1 CS_CA Not used
D2 LOS2 Not used
D3 LOS1 ON = no valid clock input
D4 LOL ON = Si5317 is not locked
D5 DUT_PWR ON = Si5317 power is present
D6 3.3V ON = 3.3 V power is present
J14
C8, R8
J13
J12
J15
J16
Si5317
Si5317-EVB
6 Rev. 0.1
Table 3. Configuration Header, J12
J12 Pin
J12.1 not used
J12.2 SFOUT0
J12.3 SFOUT1
J12.4 FRQSEL0
J12.5 FRQSEL1
J12.6 FRQSEL2
J12.7 FRQSEL3
J12.8 FRQTBL
J12.9 BWSEL0
J12.10 BSWEL1
J12.11 DBL2_BY
J12.12 not used
J12.13 RATE0
J12.14 RATE1
Table 4. Status Indication Header, J13
J13 Signal
J13.1 INC
J13.3 DEC
J13.5 LOS
J13.7 Not used
J13.9 Not used
J13.11 LOL
J13.13 RST_B
Si5317-EVB
Rev. 0.1 7
4. Schematic
FRQTBL
RATE0
AUTOSEL
DBL2_BY
SFOUT1
BWSEL1
SFOUT0
CS_CA
LOL
RST_B
LOS1
BWSEL0
RATE1
FILT_DUT_PWR
INC
DEC
FRQSEL0
FRQSEL3
FRQSEL2
FRQSEL1
LOS2
DUT_PWR
DUT_PWR
DUT_PWR
LOS2
LOS1
LOL
CS_CA
CKIN1+
to measure DUT supply
CKOUT1+
CKOUT1-
CKOUT2-
CKOUT2+
CKIN1-
CKIN2+
CKIN2-
Ext Ref In +
Ext Ref In -
to power plane
Status,
Control
mper
ugs
optionally
install for
CMOS outputs
see option list
option list
see option list
see option l
INC
DEC
LOS1
LOS2
CS_CA
LOL
RST_B
C15
10NF
C15
10NF
C6
10NF
NOPOP
C6
10NF
NOPOP
R1149.9 R1149.9
J2
SMA_EDGE
J2
SMA_EDGE
1
3
2
R130 ohm R130 ohm
R2
0 ohm
R2
0 ohm
R10
0 ohm
NOPOP
R10
0 ohm
NOPOP
R949.9 R949.9
J9
SMA_EDGE
J9
SMA_EDGE
1
3
2
C10
100N
C10
100N
C8
10NF
NOPOP
C8
10NF
NOPOP
J5
SMA_EDGE
J5
SMA_EDGE
1
3
2
J12
14x3_M_HDR_THRU
J12
14x3_M_HDR_THRU
8A
8B
7C
9A
9B
8C
10A
10B
9C
5C 5A
6C
6B
6A
7B
5B
7A
1A
2A
1B
3B
4C
1C
3A3C
2C
2B
13B
13C
11C
12A
11A
14B
10C
11B
14A
13A
12B
12C
14C
4A
4B
C9
100N
C9
100N
TP1TP1
1
2
C5
1UF
C5
1UF
C19
10NF
C19
10NF
C17
100N
C17
100N
Si5315/17
U1
Si5315/17
U1
VDD1
5
VDD2
10
GND1
8
GND2
31
CKIN1+
16
CKIN1-
17
CKIN_2+
12
CKIN_2-
13
Rate0
11
Rate1
15
XA
6
XB
7
CKOUT1+
28
CKOUT1-
29
CKOUT2+
35
CKOUT2-
34
DBL2_BY
14
LOS1
3
LOS2
4
CS_CA
21
RST
1
LOL
18
AUTOSEL
9
NC
36
BWSEL1
23
BWSEL0
22
FRQTBL
2
FRQSEL3
27
FRQSEL2
26
FRQSEL1
25
FRQSEL0
24
SFOUT1
30
SFOUT0
33
INC
20
DEC
19
GND3
37
VDD3
32
C7100N C7100N
J4
SMA_EDGE
J4
SMA_EDGE
1
3
2
J7
SMA_EDGE
J7
SMA_EDGE
1
3
2
J11
SMA_EDGE
J11
SMA_EDGE
1
3
2
C16100N C16100N
C3
10NF
C3
10NF
R8
0 ohm
R8
0 ohm
J10
SMA_EDGE
J10
SMA_EDGE
1
3
2
R6
0 ohm
NOPOP
R6
0 ohm
NOPOP
J1
SMA_EDGE
J1
SMA_EDGE
1
3
2
C2
10NF
C2
10NF
J13
14_M_Header
J13
14_M_Header
1 2
3 4
5 6
7 8
9 10
11 12
13 14
R15
10k
R15
10k
C1
10NF
C1
10NF
J3
NOPOP
J3
NOPOP
1
2
R549.9 R549.9
C11
100N
C11
100N
C18100N C18100N
C12100N C12100N
TP2TP2
1
2
C4
100N
C4
100N
C14
100N
C14
100N
R12
0 ohm
NOPOP
R12
0 ohm
NOPOP
R749.9 R749.9
R14 10R14 10
R3
49.9
R3
49.9
J6
SMA_EDGE
J6
SMA_EDGE
1
3
2
L1
Ferrite
L1
Ferrite
1 2
R1100
NOPOP
R1100
NOPOP
C13
10NF
C13
10NF
GND
X1
114.285 MHz
GND
X1
114.285 MHz
1 3
2 4
J8
SMA_EDGE
J8
SMA_EDGE
1
3
2
R4
49.9
R4
49.9
C20
100N
C20
100N
Figure 3. Si5317-EVB
Si5317-EVB
8 Rev. 0.1
LED_PWRRAW_3P3V
VBUS
DUT_PWR
USB_3P3VPHOENIX_3P3V
V3P3
DUT_PWR
DUT_PWR
CS_CA
LOS2
LOS1
LOL
DUT_PWR
GND
3.3V
EVB
main
power
USB power
ground
pins
mounting holes
Power Source
Selection
Single
3.3V supply
DUT Power
see option list
install jumper
to run DUT
from 3.3V
select 3.3V from either
USB or from J14
H1
#4
H1
#4
1
J23J23
1
C25
1UF
C25
1UF
Q2
BSS138
Q2
BSS138
1
2 3
Q5
BSS138
Q5
BSS138
1
2 3
AC
D1Yel
CS_CA
AC
D1Yel
CS_CA
12
A
C
D6Grn
3.3V
A
C
D6Grn
3.3V
12
J20J20
1
A
C
D2Red
LOS2
A
C
D2Red
LOS2
21
*
*
*
J14
Phoenix_3_screw
*
*
*
J14
Phoenix_3_screw
1
2
3
H4
#4
H4
#4
1
Q4
BSS138
Q4
BSS138
1
2 3
+
C26
33UF
+
C26
33UF
J21J21
1
J15J15
1
2
R17150 R17150
+
C23
33UF
+
C23
33UF
A
C
D3Red
LOS1
A
C
D3Red
LOS1
21
H2
#4
H2
#4
1
Q1
BSS138
Q1
BSS138
1
2 3
A
C
D4Red
LOL
A
C
D4Red
LOL
21
J17
USB
J17
USB
V
1
Gnd
4
D-
2
D+
3
S1
5
S2
6
R18150 R18150
J16J16
1
2
3
J19J19
1
Q3
BSS138
Q3
BSS138
1
2 3
R160 ohm R160 ohm
J25J25
1
A
C
D5Grn
DUT_PWR
A
C
D5Grn
DUT_PWR
12
R19
R150x4
R19
R150x4
1 8
2 7
3 6
4 5
U2
FAN1540B
U2
FAN1540B
NC1
1
VOUT
2
VIN
3
GND
6
NC3
5
NC2
4
PAD
7
L2 FerriteL2 Ferrite
1 2
J26J26
1
J24J24
1
+
C21
220UF
+
C21
220UF
H3
#4
H3
#4
1
R20
10k
R20
10k
J22J22
1
J18J18
1
C22
1UF
C22
1UF
+
C24
220UF
+
C24
220UF
Figure 4. LED and Power/USB
Si5317-EVB
Rev. 0.1 9
5. Bill of Materials
Item
Qty Reference Part Mfr MfrPartNum BOM Digikey Footprint
1 6 C1,C2,C3,
C13,C15,
C19
10NF Venkel C0603X7R160-
103KNE
603
2 11 C4,C7,C9,
C10,C11,
C12,C14,
100N Venkel C0603X7R160-
104KNE
603
C16,C17,
C18,C20
3 3 C5,C22,C25 1UF Venkel C0603X7R6R3-
105KNE
603
5 2 C21,C24 220UF Kemet T494B227M004A
T
399-4631-
1-ND
SM_C_3528_21
6 2 C23,C26 33UF Venkel TA006TCM336M
BR
3528
7 1 D1 Yel Panasonic LN1471YTR P11125CT
-ND
LED_gull
8 3 D2,D3,D4 Red Lumex LN1271RAL P493CT-
ND
LED_gull
9 2 D5,D6 Grn Panasonic LN1371G P491CT-
ND
LED_gull
11 10 J1,J2,J4,J5,
J6,J7,J8,J9,
SMA_
EDGE
Johnson 142-0701-801 J502-ND SMA_EDGE_p062
J10,J11
13 1 J12 14x3_M_H
DR_THRU
any two and one row
side by side
20x3_M_HDR_THRU
15 1 J14 Phoenix_3
_screw
Phoenix MKDSN 1.5/3-
5.08
277-1248-
ND
Phoenix3pinM_p2pitch
16 1 J15 Jmpr_2pin
17 1 J16 Jmpr_3pin 3pin_p1pitch
18 1 J17 USB FCI 61729-0010BLF 609-1039-
ND
USB_typeB
19 4 J19,J20,J24,
J26
Jmpr_1pin 1pin_p1pitch
20 2 L1,L2 Ferrite Venkel FBC1206-471H 1206
21 5 Q1,Q2,Q3,
Q4,Q5
BSS138 On Semi BSS138LT1G BSS138L
T10SCT-
ND
SOT23
Si5317-EVB
10 Rev. 0.1
23 4 R2,R8,R13,
R16
0 ohm Venkel CR0603-16W-
000T
603
24 6 R3,R4,R5,
R7,R9,R11
49.9 Venkel CR0603-16W-
49R9FT
603
26 1 R14 10 Venkel CR0603-16W-
10R0FT
603
27 2 R15,R20 10k Venkel CR603-16W-
1002FT
603
28 2 R17,R18 150 Venkel CR0603-16W-
1500FT
603
29 1 R19 R150x4 Panasonic EXB-38V151JV Y9151CT-
ND
1206x4
31 1 U1 Si5317 Silicon
Labs
Si5317A-C-GM QFN-36
32 1 U2 FAN1540B Fairchild FAN1540BPMX FAN1540
BMPXCT-
ND
MLP6
33 1 X1 114.285
MHz
TXC 7MA1400014 xtal 3.2 x 2.5
34 3 standoff SPC Tech 2397
35 3 spacer Richco NSS-4-4-01
4 2 C6,C8 10NF Venkel C0603X7R160-
103KNE
NOPOP 603
12 1 J3 Jmpr_2pin NOPOP
22 1 R1 100 Venkel CR0603-16W-
1000FT
NOPOP 603
25 3 R6,R10,R12 0 Venkel CR0603-16W-
000T
NOPOP 603
30 2 TP1,TP2 test_points NOPOP
14 1 J13 14_M_
Header
3M N2514-6002RB NOPOP MHC14K-
ND
14pinMdualHeader_p1
pitch
19 9 J18,J21,J22,
J23,J25
Jmpr_1pin NOPOP 1pin_p1pitch
Item
Qty Reference Part Mfr MfrPartNum BOM Digikey Footprint
Si5317-EVB
Rev. 0.1 11
6. Layout
Figure 5. Silkscreen Top
Si5317-EVB
12 Rev. 0.1
Figure 6. Layer 1
Si5317-EVB
Rev. 0.1 13
Figure 7. Layer 2—Ground Plane
Si5317-EVB
14 Rev. 0.1
Figure 8. Layer 3
Si5317-EVB
Rev. 0.1 15
Figure 9. Layer 4
Si5317-EVB
16 Rev. 0.1
Figure 10. Layer 5, FILT_DUT_PWR
Si5317-EVB
Rev. 0.1 17
Figure 11. Layer 6, Bottom
Si5317-EVB
18 Rev. 0.1
Figure 12. Bottom Silkscreen
Si5317-EVB
Rev. 0.1 19
7. Factory Default Configuration
The above jumper settings result in the following:
SFOUT = CMOS output
10.0 MHz input clock
10.0 MHz output clock
BW =88 Hz
RATE[1:0] = 114.285 MHz 3rd overtone crystal
J12 Pin Jumper
J12.1 not used —
J12.2 SFOUT0 H
J12.3 SFOUT1 L
J12.4 FRQSEL0 L
J12.5 FRQSEL1 M
J12.6 FRQSEL2 M
J12.7 FRQSEL3 H
J12.8 FRQTBL L
J12.9 BWSEL0 M
J12.10 BSWEL1 H
J12.11 DBL2_BY L
J12.12 not used —
J12.13 RATE0 M
J12.14 RATE1 M
Disclaimer
Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers
using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific
device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories
reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy
or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply
or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific
written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected
to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no
circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.
Trademark Information
Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations
thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®,
USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of
ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.
http://www.silabs.com
Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA
ClockBuilder Pro
One-click access to Timing tools,
documentation, software, source
code libraries & more. Available for
Windows and iOS (CBGo only).
www.silabs.com/CBPro
Timing Portfolio
www.silabs.com/timing
SW/HW
www.silabs.com/CBPro
Quality
www.silabs.com/quality
Support and Community
community.silabs.com
/