Page is loading ...
MANUAL
PZF180PEX
PCI Express - DCF77 Radio Clock
Table of Contents
1 Impressum 1
2 Content of the USB stick 2
3 Powering up the system 3
4 Skilled/Service-Personnel only: Replacing the Lithium Battery 8
5 DCF77 Long Wave Transmitter 9
6 General Information about DCF77 10
7 PCI Express (PCIe) 11
8 Features of PZF180PEX 12
9 Time codes 15
10 Firmware updates 21
11 Technical Specifications GPS180PEX 22
12 Time Strings 24
1 Impressum
2 Content of the USB stick
3 Powering up the system
3.1 Technical Specifications DCF77 Antenna AW02
◦
◦ ◦
3.2 Block Diagram PZF180PEX
PCI Express
interface
RS232
drivers
driver
circuits
10MHz, TTL
programmable pulses
time capture CAP0/CAP1
unmodulated timecode
TTL into 50 Ω
DCF77
receiver
microcontroller
with RTC and
Flash EPROM
master
oscillator
clock
generator
D/A-converter
FPGA
programmable
logic
Time Code
generator
antenna power
internal power
data
clock
clock
control
voltage
data
addr/data/control
dual Tx/Rx
optional
lightning
protector
active
antenna
power supply
DCF77 signal
RG58-cable up to 250 meters
without additional amplifier
PCI Express bus
power
RS232 COM0/COM1
modulated timecode
Tx Rx Refclk
3.3 Connectors and LEDs in the rear slot cover
Antenna
modulated
time code
RxD
TxD
GND
a
b
c
a) rot/red - Free
b) rot/red - PZF Sync
c) grün/green - Field/Mod
3.3.1 Configuring the 9 pin connector
Ω
4 Skilled/Service-Personnel only: Replacing the
Lithium Battery
5 DCF77 Long Wave Transmitter
◦
6 General Information about DCF77
0
10
20
30
40
50
R
M
1
4
2
1
0
2
1
0
8
4
2
1
P
2
20
0
1
8
4
2
1
2
4
8
10
1
2
4
8
1
0
20
40
80
P3
A1
1
Z
Z
2
A2
S
1
2
4
8
10
20
40
P
1
Kodierung
nach Bedarf
Minute
Stunde
Kalendertag
Wochentag
Kalender-
monat
Kalenderjahr
M Minutenmarke (0.1 s)
R Aussendung über Reserveantenne
A1 Ankündigung Beginn/Ende der Sommerzeit
Z1, Z2 Zonenzeitbits
Z1, Z2 = 0, 1: Standardzeit (MEZ)
Z1, Z2 = 1, 0: Sommerzeit (MESZ)
A2 Ankündigung einer Schaltsekunde
S Startbit der codierten Zeitinformation
P1, P2, P3 gerade Paritätsbits
7 PCI Express (PCIe)
Selectable Width
Device A
Device B
Ref. Clock Ref. Clock
TX
Logic
D+
Component A Component B
D+
VBIAS
VBIAS
D-
D-
RX
Logic
RX
Logic
TX
Logic
Interoperability
Slot x1 x4 x8 x16
Card
x1 Yes Yes Yes Yes
x4 No Yes Yes Yes
x8 No No Yes Yes
X16 No No No Yes
8 Features of PZF180PEX
8.1 Time zone and daylight saving
9 Time codes
9.1 The time code generator
9.2 IRIG Standard Format
9.3 AFNOR Standard Format
/
