Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
2
Table of Contents
1 INTRODUCTION ...................................................................................................................... 4
2 FEATURES .............................................................................................................................. 5
3 BOARD DESCRIPTION ........................................................................................................... 6
3.1 BLOCK DIAGRAM ................................................................................................................... 6
3.2 BOARD COMPONENTS ........................................................................................................... 7
3.2.1 LEDs .......................................................................................................................... 8
3.2.2 PHY Generic I/O (GPIO), J2, J3 ................................................................................ 8
3.2.3 Application (HSMC) General Purpose I/O, J4 ........................................................... 9
4 CLOCK DISTRIBUTION - MAC INTERFACE CLOCKING .................................................. 10
5 POWER-UP STRAP OPTIONS ............................................................................................. 11
5.1 PHY 1 STRAP OPTIONS ...................................................................................................... 11
5.2 PHY 2 STRAP OPTIONS ...................................................................................................... 12
6 MDIO MANAGEMENT ........................................................................................................... 13
7 HIGH SPEED MEZZANINE CARD (HSMC) CONNECTOR ................................................. 14
7.1 HSMC CONNECTOR PIN OUT TABLE .................................................................................... 14
7.2 PIN OUT DESCRIPTION ......................................................................................................... 17
8 PLCC-44 SOCKET ................................................................................................................ 19
9 PIN OUT FOR ALTERA STRATIX II GX PCIE BOARD ....................................................... 21
10 PIN OUT FOR ALTERA CYCLONE-III STARTER KIT BOARD ..................................... 23
11 REFERENCES ................................................................................................................. 25
12 CONTACT ........................................................................................................................ 26
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
3
List of Tables
Table 1: RJ45 LEDs .................................................................................................................................... 8
Table 2: PHY 1 Power-Up Strap Options ................................................................................................11
Table 3: PHY 2 Power-Up Strap Options ................................................................................................12
Table 4: PHY MDIO Addresses ................................................................................................................13
Table 5: HSMC Connector Pin out ...........................................................................................................14
Table 6: HSMC Connector Pin out Description ......................................................................................17
Table 7: PLCC-44 Socket Pin Description ..............................................................................................20
Table 8: HSMC Interface Signals (Stratix II GX PCIe Board) ..............................................................21
Table 9: HSMC Interface Signals (Cyclone-III Starter Kit Board) ........................................................23
List of Figures
Figure 1: Daughter Board ........................................................................................................................... 4
Figure 2: Board Block Diagram.................................................................................................................. 6
Figure 3: Board Components ..................................................................................................................... 7
Figure 4: GPIO Connector (J2, J3) ........................................................................................................... 8
Figure 5: Application General Purpose I/O Connector (J4) ................................................................... 9
Figure 6: Clock Distribution .......................................................................................................................10
Figure 7: Samtec ASP - 122952 - 01 .......................................................................................................14
Figure 8: PLCC-44 Top View ....................................................................................................................19
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
4
1 Introduction
The Nine Ways PhyworkX DP83640 Ethernet Development Kit provides an Ethernet PHY
Daughter Board implementing two 10/100 Ethernet copper ports with high precision IEEE
1588 time synchronization support.
The board implements two independent Ethernet interfaces with several system interface
options and can be used in single and multi-channel applications.
The daughter board implements a High Speed Mezzanine Card (HSMC) connector to the
main board that implements parallel RMII and provides the necessary 3.3V power supply.
In combination with the MorethanIP/Nine Ways Ethernet Cores (e.g. MAC, Switch, IEEE 1588)
the PHY daughter board can be used to quickly design, implement, prototype and test
embedded Ethernet Telecom or Industrial applications with support for precise timing
according to the IEEE 1588 standard.
The board is optionally available with reference designs using a MAC, with support for
IEEE1588, for precise time synchronization applications, or with a 3-port Switch application.
The board can be used with any Altera (e.g. Arria GX, Stratix II GX, Cyclone III) or Nine Ways
board that implements a HSMC connector.
Figure 1: Daughter Board
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
5
2 Features
Two High Performance National DP83640 10/100 Ethernet PHY
o Integrated IEEE 1588 support with synchronizable timer
o Auto negotiation for automatic speed selection
o Automatic cable crossover configuration
o Reduced Media Independent Interface (RMII)
o PHY Management Interface (MDIO/MDC) for configuration/status
2x Standard Ethernet Copper RJ45 connector (10/100 Base-T)
Status LEDs for current speed, link and traffic indications
4 General Purpose I/Os for timing event generation and capture
5 General Purpose I/Os available to the application
168pin High Speed Mezzanine Card (HSMC) Connector to main board providing
power supply and I/O interfaces
Single 3.3V power supply from HSMC Connector
2.5V and 3.3V I/O interfaces support
Example Reference Designs available for several Main boards upon request
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
6
3 Board Description
3.1 Block Diagram
The Board implements the copper line interfaces using a 2x RJ45 array with integrated
magnetics. The MAC interfaces are available at the HSMC connector using 2.5V/3.3V
LVTTL/LVCMOS signaling.
1
HSMC Connector
National PHY1
DP83640
National PHY2
DP83640
RJ45
(integrated
Transformer)
General Purpose
Connector 5x2
Connector 4x2
RMII
Connector 4x2
Testsignals
Testsignals
PLCC-44
Socket
Optional
OTP Device
50MHz
RJ45
(integrated
Transformer)
25MHz
Refclk
3.3V
Power
Figure 2: Board Block Diagram
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
8
3.2.1 LEDs
The RJ45 connector provides a green and orange LED on its front side individual per port.
Table 1: RJ45 LEDs
LED
Description
green (l)
LED_LINK from PHY: Lit when link up
orange (r)
LED_SPEED from PHY: On in 100Mbps mode, Off in
10Mbps mode.
Note: The PHY powers up in Mode 1 for the LEDs (see strap options). That is, the LEDs are showing
the above information. Line activity is not visible in this mode as there is no separate activity LED. It
is possible to configure the PHY to operate the LEDs in Mode 2 by writing into MDIO register 0x19
clearing bits 5,6. In this mode, the link led will be on when the link is established and then blink on
activity.
3.2.2 PHY Generic I/O (GPIO), J2, J3
Each PHY provides several general-purpose I/O pins for event generation and event capture.
Four of these (gpio1-4) are available on a 5x2 connector on the daughter board per
PHY device.
In addition, the gpio4 is also available at the HSMC connector.
Gpio8 of the PHY is wired to HSMC only.
clk_out of the PHY is wired to HSMC and to the connector
1
3
5
7
9
2
4
6
8
10
(5x2)
GND
gpio1
GND
GND
GND
gpio2
gpio3
gpio4
to HSMC
to PHY 1/2
gpio8
clk_out
GND
Figure 4: GPIO Connector (J2, J3)
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
9
The Connector J2 is for Port 0; Connector J3 is for Port 1.
Note: gpio9 is connected in-between both PHY devices exclusively to allow synchronization of
the internal 1588 timers during operation.
3.2.3 Application (HSMC) General Purpose I/O, J4
For arbitrary purposes a 5x2 connector (J4) provides 5 signals that can be used for any
implementation specific function. The signals are available at the HSMC connector only.
2
4
6
8
10
1
3
5
7
9
(5x2)
GND
genio0
GND
GND
GND
genio1
genio2
genio3
to HSMC
GND
genio4
Figure 5: Application General Purpose I/O Connector (J4)
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
10
4 Clock Distribution - MAC Interface Clocking
After power-up the PHYs are configured to implement parallel RMII MAC interfaces.
PHY1 is configured in RMII master mode and is responsible to generate all necessary clocks
for the 2nd PHY (PHY2) as well as the MAC interfaces. PHY1 needs a 25MHz clock reference
on its X1 clock input, which must be provided by the application through the HSMC connector.
The MAC interface is synchronous to the 50MHz reference clock provided by PHY1. PHY1
provides the RMII interface clock on its rx_clk and tx_clk outputs.
The PHYs are configured (see Strap Options, see section 5.2) to provide the internal
synchronized IEEE 1588 clock on its clk_out pin, which is available to the HSMC for use by
1588 related functions of the application.
3
National PHY 1
DP83640
(RMII Master)
National PHY 2
DP83640
(RMII Slave)
RMII
50MHz
X1
X1
50MHz
rx_clk
tx_clk
50MHz Reference to MAC
clk_out
PTP Clock
Clock Distribution
HSMC Connector
RMII
gpio9 gpio9
Reference to FPGA for PTP time
related logic (25MHz)
25MHz ref
Reference from FPGA
(25MHz)
clk_out_1ref_clk_x1
clk_out
PTP Clock
clk_out_0
Figure 6: Clock Distribution
Note: gpio9 is connected in-between both PHY devices exclusively to allow synchronization of the
internal 1588 timers of both devices during operation.
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
11
5 Power-Up Strap Options
When the board powers up it is configured to the following settings. Each PHY has slightly
different settings as they have different modes of operation.
PHY 1 is configured in RMII Master Mode.
PHY 2 is configured in RMII Slave Mode.
5.1 PHY 1 Strap Options
PHY Address set to 1
Mode set to RMII Master
Auto negotiation is enabled for all ports
Automatic cable crossover is enabled for all ports
The optional clk_out clock output of the PHY is enabled
Refer to the DP83640 datasheet for full detail.
The "wiring" column indicates what kind of strap-option is used on the pin:
A wiring of 'pull-up' means a pull-up (2.2K to VCC) is wired.
A wiring of 'pull-down' means a pull-down (2.2K to GND) is wired.
A wiring of "nc" means that pin has no strapping resistor connected to it.
Table 2: PHY 1 Power-Up Strap Options
Strap
Function
Pin
Pin#
Wiring
Value
Setting/Note
PHYAD0
COL
42
nc
1
PHYADDR=1
(=default)
PHYAD1
RXD_3
43
nc
0
PHYAD2..4
RXD_2.._0
44..46
nc
000
AN_EN
LED_LINK
28
nc
1
Autoneg enable
Note: LED must be
wired to VCC
AN1
LED_SPEED
27
nc
1
all modes
AN0
LED_ACT
26
nc
1
CLK_OUT_EN
GPIO1
21
pull-up
1
enable clock output
FX_EN_Z
RX_ER
41
nc
1
disable FX mode
LED_CFG
CRS
40
nc
1
mode1
MII_MODE
RX_DV
39
pull-up
1
RMII Mode
PCF_EN
GPIO2
22
nc
0
RMII_MAS
TXD_3
6
pull-up
1
enable RMII master
mode
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
12
5.2 PHY 2 Strap Options
PHY Address set to 3
Mode set to RMII Slave
Auto negotiation is enabled for all ports
Automatic cable crossover is enabled for all ports
The optional clk_out clock output of the PHY is enabled
Table 3: PHY 2 Power-Up Strap Options
Strap
Function
Pin
Pin#
Wiring
Value
Setting/Note
PHYAD0
COL
42
nc
1
PHYADDR=3
PHYAD1
RXD_3
43
pull-up
1
PHYAD2..4
RXD_2.._0
44..46
nc
000
AN_EN
LED_LINK
28
nc
1
Autoneg enable
Note: LED must be
wired to VCC
AN1
LED_SPEED
27
nc
1
all modes
AN0
LED_ACT
26
nc
1
CLK_OUT_EN
GPIO1
21
pull-up
1
enable clock output
FX_EN_Z
RX_ER
41
nc
1
disable FX mode
LED_CFG
CRS
40
nc
1
mode1
MII_MODE
RX_DV
39
pull-up
1
RMII Mode
PCF_EN
GPIO2
22
nc
0
RMII_MAS
TXD_3
6
nc
0
enable RMII slave
mode
Note: only pins 43 and 6 are strapped differently from PHY1.
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
13
6 MDIO Management
The PHYs can be configured for several modes of operation through the 2-wire MDIO/MDC
management interface.
Both PHY devices share the same mdio/mdc bus. The PHYs support an MDC clock of up to
25MHz.
The PHYs support a so-called broadcast function when commands are sent to the PHY
address 31, which then will be accepted by both PHYs at the same time.
The PHYs can be individually addressed using the following MDIO addresses.
Table 4: PHY MDIO Addresses
MDIO Address
PHY
1
Port 0 (Left RJ45 Connector, J5)
3
Port 1 (Right RJ45 Connector, J6)
31
Broadcast to both PHYs. Writes a register in both PHYs at the
same time. Should be used for write commands only.
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
14
7 High Speed Mezzanine Card (HSMC) Connector
The connector used in HSMC applications is a custom version of the 0.5mm-pitch QTH-DP
and mating QSH-DP series from Samtec, Inc. There are three “banks” in this connector. Bank
1 will have every third pin removed as is done in the QSH-DP/QTH-DP series. Bank 2 and
Bank 3 have all of the pins populated as done in the QSH/QTH series. The default mating
connector is the ASP-122952-02. The ASP-122952-01 connector can plug directly into hosts
with QSH-060-01-L-D-DP or QSH-060-01-L-D connectors with the –DP version having slightly
better signal integrity.
Figure 7: Samtec ASP - 122952 - 01
7.1 HSMC Connector Pin out Table
Table 4 shows for every pin of the HSMC connector on the board and the corresponding PHY
signal. The signal suffix "_0" indicates PHY1 and "_1" indicates PHY2. Unused pins are left blank.
Table 5: HSMC Connector Pin out
HSMC
Pin
Function
Bank No
Function
HSMC
Pin
1
HSMC
BANK 1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
15
29
30
31
32
33
MDIO
MDC
34
35
36
37
38
39
ref_clk_x1
rxclk_0
40
41
HSMC
BANK 2
intn_0
42
43
txen_0
clk_out_0
44
45
3,3 V
12 V
46
47
txd[1]_0
rxcol_0
48
49
txd[0]_0
rxcrs_0
50
51
3,3 V
12 V
52
53
rxerr_0
54
55
rxdv_0
56
57
3,3 V
12 V
58
59
rxd[1]_0
60
61
rxd[0]_0
62
63
3,3 V
12 V
64
65
txen_1
rxcol_1
66
67
rxcrs_1
68
69
3,3 V
12 V
70
71
txd[1]_1
rxerr_1
72
73
txd[0]_1
rxdv_1
74
75
3,3 V
12 V
76
77
rxd[1]_1
78
79
reset_n
rxd[0]_1
80
81
3,3 V
12 V
82
83
led_link_0
gpio4_0
84
85
led_link_1
gpio4_1
86
87
3,3 V
12 V
88
89
gpio8_0
90
91
gpio8_1
intn_1
92
93
3,3 V
12 V
94
95
clk_out_1
96
97
98
99
3,3 V
12 V
100
101
HSMC
BANK 3
102
103
104
105
3,3 V
12 V
106
107
108
109
110
111
3,3 V
12 V
112
113
114
115
116
117
3,3 V
12 V
118
119
120
121
122
123
3,3 V
12 V
124
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
16
125
126
127
128
129
3,3 V
12 V
130
131
132
133
134
135
3,3 V
12 V
136
137
138
139
genio[0]
140
141
3,3 V
12 V
142
143
genio[3]
genio[1]
144
145
genio[4]
genio[2]
146
147
3,3 V
12 V
148
149
otp[2]
otp[0]
150
151
otp[3]
otp[1]
152
153
3,3 V
12 V
154
155
otpclk
156
157
158
159
3,3 V
PSNTn (gnd)
160
Notes:
PSNTn is wired to GND on the daughter board (presence detect).
Only the 3.3V power pins are used. The 12V pins are left unconnected.
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
17
7.2 Pin out description
The following table describes the pin functions. The suffix _0/_1 corresponds to the PHY1/2
respectively.
Table 6: HSMC Connector Pin out Description
Function/Name
Direction
(at PHY)
Description
reset_n
input
Hardware reset when driven low (0). Must be 1 during
normal operation.
Use of the dedicated reset is not required as the power-on
reset should be sufficient. Can be used as necessary.
ref_clk_x1
input
A 25MHz clock source. It is connected to the X1 input of
PHY1 providing the reference clock source for the devices.
MDIO Management
mdc
in
Management clock input. The device supports up to 25MHz
(standard is 2.5 MHz).
Note: only one MDIO interface is available and all PHY
devices communicate through this single interface using
different MDIO addresses.
mdio
inout
Management data input/output
A 1.5K resistor to VCC is wired to it on the daughter board.
RMII Parallel MAC Interface PHY 1
rxclk_0
out
50 MHz RMII reference clock from PHY 1
rxcol_0
out
Receive collision indication from PHY. Used in half-duplex
only.
rxcrs_0 (crs_dv)
out
Receive carrier sense/data valid indication from PHY.
rxd[1:0]_0
out
RMII receive data.
rxdv_0
out
receive data valid from PHY 1
rxer_0
out
receive error indication from PHY 1
txd[1:0]_0
in
Transmit data to PHY 1.
txen_0
in
transmit enable to PHY 1
RMII Parallel MAC Interface PHY 2
rxcol_0
out
Receive collision indication from PHY 2. Used in half-duplex
only.
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
18
rxcrs_0 (crs_dv)
out
Receive carrier sense/data valid indication from PHY 2.
rxd[1:0]_0
out
RMII receive data
rxdv_0
out
receive data valid from PHY 2
rxer_0
out
receive error indication from PHY 2
txd[1:0]_0
in
transmit data to PHY 2
txen_0
in
transmit enable to PHY 2
GPIO / 1588
gpio8 _0/1
in/out
General Purpose I/O8 at PHY
gpio4 _0/1
in/out
General Purpose I/O4 at PHY
Note this I/O is wired in parallel to the on-board 4x2
connector.
clk_out_0
out
Clock output (clk_out) from PHY 1. This is the 1588
synchronized reference clock (25MHz).
clk_out_1
out
Clock output (clk_out) from PHY 2. This is the 1588
synchronized reference clock (25MHz).
Status / Interrupt
led_link _0/1
out
Active low indication when the link is operable.
intn_0/1
out
Interrupt (active low) from PHY.
PSTNn
--
pin wired to GND on the daughter board. Used as presence
detect by the main board.
Spare I/O
genio[0,1,2,3,4]
in/out
General I/O available for arbitrary use.
The pins are available on a 5x2 connector.
PLCC-44 Socket I/O
otp[0,1,2,3]
in/out
General I/O connected to the PLCC-44 connector for
interfacing with an optional OTP device.
otpclk
in
Clock input to OTP device.
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
19
8 PLCC-44 Socket
The PLCC-44 Socket allows mounting of an optional OTP device for special purposes. The
device has several I/O pins wired to the HMSC connector and operates with 3.3V power
supplies.
Figure 8: PLCC-44 Top View
Dual DP83640 Ethernet PHY HSMC Daughter Board
Reference Guide
V1.0 - October 2013
20
Table 7: PLCC-44 Socket Pin Description
Pin#
Function
Note
Pin#
Function
Note
1
G*
23
G*
2
G*
24
G*
3
Vcc
3.3V supply
25
VCC
3.3V supply
4
G*
26
G*
5
G*
27
G*
6
G*
28
I/O
to HSMC, otp[3]
7
G*
29
I/O
to HSMC, otp[2]
8
G*
30
I/O
to HSMC, otp[1]
9
G*
31
I/O
to HSMC, otp[0]
10
GND
32
GND
11
G*
33
CLK
to HSMC, otpclk
12
G*
34
G*
13
G*
35
VCC
3.3V supply
14
VCC
3.3V supply
36
G*
15
G*
37
G*
16
VCC
3.3V supply
38
G*
17
G*
39
G*
18
G*
40
G*
19
G*
41
G*
20
G*
42
G*
21
GND
43
GND
22
G*
44
G*
Notes:
VCC is 3.3V supply voltage
GND is 0V supply ground.
G* pins are connected to GND. These are unused I/O pins terminated to 0 to avoid floating
signals.
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
Page is loading ...
/
