TEWS TVME8240 User manual

The Embedded I/O Company

TVME8240

Single Board Computer

with IndustryPack® Interface

Version 1.2

User Manual

Issue 1.2.9

December 2009

TEWS TECHNOLOGIES GmbH

Am Bahnhof 7 25469 Halstenbek, Germany

Phone: +49 (0) 4101 4058 0 Fax: +49 (0) 4101 4058 19

e-mail: [email protected] www.tews.com

TVME8240 User Manual Issue 1.2.9 Page 2 of 70

TVME8240

Single Board Computer with IndustryPack

Interface

Available Board Options :

TMVE8240-11

MPC8240 250 MHz, 64 MB SDRAM,

1 + 8 MB FLASH, Fast Ethernet,

Front Panel I/O

This document contains information, which is

proprietary to TEWS TECHNOLOGIES GmbH. Any

reproduction without written permission is forbidden.

TEWS TECHNOLOGIES GmbH has made any effort

to ensure that this manual is accurate and complete.

However TEWS TECHNOLOGIES GmbH reserves

the right to change the product described in this

document at any time without notice.

TEWS TECHNOLOGIES GmbH is not liable for any

damage arising out of the application or use of the

device described herein.

Style Conventions

Hexadecimal characters are specified with prefix 0x,

i.e. 0x029E (that means hexadecimal value 029E).

For signals on hardware products, an ‚Active Low’ is

represented by the signal name with # following, i.e.

IP_RESET#.

Access terms are described as:

W Write Only

R Read Only

R/W Read/Write

R/C Read/Clear

R/S Read/Set

All trademarks mentioned are property of their respective owners.

TVME8240 User Manual Issue 1.2.9 Page 3 of 70

Issue Description Date

1.0 Initial Issue June 2002

1.1 General Update, Power Requirements added September 2002

1.2 MTBF Data added February 2003

1.3 Added Technical Information May 2003

1.4 Board Options Update May 2004

1.5 Added Installation and Use section / Corrected Memory Flash First Instruction offset /

Updated Technical Information July 2004

1.6

Changed Clock Ratio Recommendation for the MPC8240 EPIC Int. Config. Reg. /

Added Memory Flash Types /

Added Note for 16 bit SCSI Targets on the VME P2 8 bit SCSI Interface. /

Added Weight to Technical Information Section

January 2005

1.7 Response to VME System Reset has changed September 2005

1.8 Added VME Bus Error Interrupt capability August 2006

1.2.9 New Notation for User Manual and Engineering Documentation December 2009

TVME8240 User Manual Issue 1.2.9 Page 4 of 70

Table of Contents

1 INTRODUCTION.........................................................................................................9

1.1 Features........................................................................................................................................9

1.2 Block Diagram............................................................................................................................10

2 DESCRIPTION..........................................................................................................11

2.1 Processor....................................................................................................................................11

2.2 Local Memory Bus.....................................................................................................................11

2.2.1 FLASH Memory............................................................................................................11

2.2.2 SDRAM Memory...........................................................................................................11

2.2.3 NVRAM / Real-Time Clock...........................................................................................11

2.2.4 16550 compatible Dual UART......................................................................................12

2.2.5 Utility Registers.............................................................................................................12

2.3 PCI Bus .......................................................................................................................................12

2.3.1 PCI Arbiter Assignment................................................................................................13

2.3.2 PCI IDSEL Assignment ................................................................................................13

2.4 VME Bus Interface .....................................................................................................................14

2.5 LAN Interface..............................................................................................................................14

2.6 IP Bus Interface..........................................................................................................................14

2.7 PCI Expansion Interface............................................................................................................14

2.8 Asynchronous Serial Interface.................................................................................................15

2.9 Interrupt Controller....................................................................................................................15

2.10 Status Indicators........................................................................................................................16

2.11 Reset Switch...............................................................................................................................16

2.12 Abort Switch...............................................................................................................................16

3 ADDRESS MAPS.....................................................................................................17

3.1 Address Map - Processor View ................................................................................................17

3.2 Address Map – PCI Memory Master View................................................................................18

3.3 Address Map – PCI I/O Master View.........................................................................................19

3.4 Address Map – Peripheral Devices Detail...............................................................................19

3.5 Address Map – Utility Register Detail......................................................................................20

3.5.1 Control Register (0xFFE4_0000)..................................................................................20

3.5.2 Status Register (0xFFE4_0001)...................................................................................21

3.5.3 LED Register (0xFFE4_0003)......................................................................................21

4 MPC8240..................................................................................................................23

4.1 MPC8240 Configuration Register.............................................................................................23

4.1.1 Configuration Register Access.....................................................................................23

4.1.2 Configuration Register Settings....................................................................................24

4.2 MPC8240 EPIC Register............................................................................................................27

4.2.1 EPIC Register Access..................................................................................................27

4.2.2 EPIC Register Settings.................................................................................................27

4.2.2.1 Global Configuration Register (GCR) ...........................................................27

4.2.2.2 EPIC Interrupt Configuration Register (EICR) ..............................................27

4.2.2.3 Serial Interrupt Vector / Priority Registers (SVPR) .......................................27

4.2.2.4 EPIC Register Programming.........................................................................27

4.3 I2C................................................................................................................................................28

4.3.1 I2C EEPROM................................................................................................................28

TVME8240 User Manual Issue 1.2.9 Page 5 of 70

5 FLASH PROGRAMMING.........................................................................................29

5.1 8 bit Wide Socket Boot FLASH.................................................................................................29

5.2 64 bit Wide On Board Memory FLASH.....................................................................................31

6 VME BUS INTERFACE ............................................................................................34

6.1 Universe-II PCI Header ..............................................................................................................34

6.2 Universe-II Power-Up Options..................................................................................................34

6.3 Universe-II Reset Signals..........................................................................................................35

6.4 Universe-II Interrupts.................................................................................................................35

6.4.1 VME Bus Error Interrupt...............................................................................................35

6.5 Universe-II VME Bus Modes......................................................................................................35

7 LAN INTERFACE.....................................................................................................36

7.1 21143 PCI Header.......................................................................................................................36

7.2 21143 Configuration EEPROM..................................................................................................37

7.3 21143 Ports.................................................................................................................................39

7.4 21143 GEP Pin Usage................................................................................................................39

7.5 Media Capabilities......................................................................................................................39

8 IP BUS INTERFACE.................................................................................................40

8.1 PCI9030 PCI Target Chip...........................................................................................................40

8.1.1 PCI9030 PCI Header....................................................................................................41

8.1.2 Local Configuration Register........................................................................................42

8.1.3 PCI9030 Configuration EEPROM ................................................................................43

8.2 IP Interface..................................................................................................................................45

8.2.1 PCI9030 Local Space Assignment...............................................................................46

8.2.2 Local Space 0 Address Map.........................................................................................46

8.2.3 IP Interface Register.....................................................................................................47

8.2.3.1 Revision ID Register .....................................................................................47

8.2.3.2 IP X Control Registers...................................................................................48

8.2.3.3 Reset Register ..............................................................................................49

8.2.3.4 Status Register..............................................................................................50

8.2.4 Local Space 1 Address Map.........................................................................................52

8.2.5 Local Space 2 Address Map.........................................................................................53

8.2.6 Local Space 3 Address Map.........................................................................................53

8.3 IP Interrupts................................................................................................................................54

9 BOARD I/O...............................................................................................................55

9.1 Board I/O Overview....................................................................................................................55

9.2 Jumper........................................................................................................................................56

9.2.1 Boot Jumper .................................................................................................................56

9.2.2 VME System Controller Jumper...................................................................................56

9.3 LEDs............................................................................................................................................57

9.3.1 FAIL LED......................................................................................................................57

9.3.2 FUSE LED....................................................................................................................57

9.3.3 ACT LED.......................................................................................................................57

9.3.4 SYS LED.......................................................................................................................57

9.4 Switches......................................................................................................................................58

9.4.1 RST Switch...................................................................................................................58

9.4.2 ABT Switch...................................................................................................................58

TVME8240 User Manual Issue 1.2.9 Page 6 of 70

9.5 Connectors.................................................................................................................................59

9.5.1 VME Interface Connectors ...........................................................................................59

9.5.1.1 VME P1 Connector .......................................................................................59

9.5.1.2 VME P2 Connector .......................................................................................60

9.5.2 IP Interface Connectors................................................................................................61

9.5.2.1 IP P1 Connector............................................................................................61

9.5.2.2 IP P2 Connector............................................................................................61

9.5.3 PCI Expansion Connector............................................................................................62

9.5.4 Serial Interface Connectors..........................................................................................64

9.5.4.1 Serial Port A..................................................................................................64

9.5.4.2 Serial Port B..................................................................................................64

9.5.5 LAN Interface Connector..............................................................................................65

10 INSTALLATION AND USE NOTES .........................................................................66

10.1 NVRAM Real-Time Clock Control.............................................................................................66

11 TECHNICAL INFORMATION...................................................................................67

11.1 Processor....................................................................................................................................67

11.2 Memory .......................................................................................................................................67

11.3 Other Devices.............................................................................................................................67

11.4 VME Interface .............................................................................................................................67

11.5 Ethernet Interface ......................................................................................................................67

11.6 Asynchronous Serial Interface.................................................................................................68

11.7 PCI Expansion Connector.........................................................................................................68

11.8 Power Requirements .................................................................................................................68

11.9 IndustryPack Interface ..............................................................................................................69

11.9.1 Logic Interface..............................................................................................................69

11.9.2 I/O Interface..................................................................................................................69

11.10 Physical Data..............................................................................................................................70

11.10.1 MTBF............................................................................................................................70

11.10.2 Temperature.................................................................................................................70

11.10.3 Weight...........................................................................................................................70

11.10.4 Humidity........................................................................................................................70

11.10.5 Form Factor..................................................................................................................70

TVME8240 User Manual Issue 1.2.9 Page 7 of 70

List of Figures

FIGURE 1-1 : BLOCK DIAGRAM TVME8240 FRONT I/O..............................................................................10

FIGURE 1-2 : BLOCK DIAGRAM TVM8240 BOARD LAYOUT FRONT I/O...................................................10

FIGURE 10-1 : BOARD I/O OVERVIEW..........................................................................................................55

List of Tables

TABLE 1-1 : FEATURES TVME8240.................................................................................................................9

TABLE 2-1 : PCI ARBITER ASSIGNMENT .....................................................................................................13

TABLE 2-2 : PCI IDSEL ASSIGNMENT...........................................................................................................13

TABLE 2-3 : EPIC SERIAL INTERRUPT ASSIGNMENT................................................................................15

TABLE 2-4 : STATUS INDICATORS ...............................................................................................................16

TABLE 3-1 : ADDRESS MAP – PROCESSOR VIEW.....................................................................................17

TABLE 3-2 : SUPPORTED TRANSFER SIZES...............................................................................................17

TABLE 3-3 : PCI ADDRESS TRANSLATION..................................................................................................18

TABLE 3-4 : ADDRESS MAP – PCI MEMORY MASTER VIEW.....................................................................18

TABLE 3-5 : ADDRESS MAP – PCI I/O MASTER VIEW ................................................................................19

TABLE 3-6 : ADDRESS MAP – PERIPHERAL DEVICES DETAIL.................................................................19

TABLE 3-7 : ADDRESS MAP – UTILITY REGISTER DETAIL........................................................................20

TABLE 3-8 : CONTROL REGISTER................................................................................................................20

TABLE 3-9 : STATUS REGISTER...................................................................................................................21

TABLE 3-10: LED REGISTER .........................................................................................................................22

TABLE 4-1 : MPC8240 CONFIGURATION REGISTER SETTINGS...............................................................25

TABLE 4-2 : I2C EEPROM CONTENT............................................................................................................28

TABLE 5-1 : BOOT FLASH COMMAND CYCLES ..........................................................................................29

TABLE 5-2 : BOOT FLASH AUTO SELECT CODES......................................................................................30

TABLE 5-3 : BOOT FLASH SECTOR MAP.....................................................................................................30

TABLE 5-4 : MEMORY FLASH COMMAND CYCLES ....................................................................................32

TABLE 5-5 : MEMORY FLASH AUTO SELECT CODES................................................................................33

TABLE 5-6 : MEMORY FLASH SECTOR MAP...............................................................................................33

TABLE 6-1 : UNIVERSE-II PCI HEADER........................................................................................................34

TABLE 7-1 : 21143 PCI HEADER....................................................................................................................36

TABLE 7-2 : 21143 CONFIGURATION EEPROM SETTINGS........................................................................38

TABLE 7-3 : 21143 CONFIGURATION EEPROM CONTENT ........................................................................39

TABLE 9-1 : PCI9030 PCI HEADER................................................................................................................41

TABLE 9-2 : PCI9030 LOCAL CONFIGURATION REGISTER.......................................................................42

TABLE 9-3 : PCI9030 CONFIGURATION EEPROM SETTINGS....................................................................44

TABLE 9-4 : PCI9030 CONFIGURATION EEPROM CONTENT....................................................................45

TABLE 9-5 : PCI9030 LOCAL SPACE ASSIGNMENT....................................................................................46

TABLE 9-6 : LOCAL SPACE 0 ADDRESS MAP (IP INTERFACE REGISTER)..............................................46

TVME8240 User Manual Issue 1.2.9 Page 8 of 70

TABLE 9-7 : REVISION ID REGISTER............................................................................................................47

TABLE 9-8 : IP X CONTROL REGISTER........................................................................................................48

TABLE 9-9 : RESET REGISTER .....................................................................................................................49

TABLE 9-10 : STATUS REGISTER.................................................................................................................52

TABLE 9-11 : LOCAL SPACE 1 ADDRESS MAP (IP A-D ID, INT, I/O SPACE).............................................52

TABLE 9-12 : LOCAL SPACE 2 ADDRESS MAP (IP A-D MEMORY SPACE 16 BIT)...................................53

TABLE 9-13 : LOCAL SPACE 3 ADDRESS MAP (IP A-D MEMORY SPACE 8 BIT).....................................53

TABLE 10-3 : BOOT JUMPER.........................................................................................................................56

TABLE 10-4 : VME SYSTEM CONTROLLER JUMPER..................................................................................56

TABLE 10-5 : VME P1 CONNECTOR .............................................................................................................59

TABLE 10-6 : VME P2 CONNECTOR .............................................................................................................60

TABLE 10-7 : IP P1 CONNECTOR..................................................................................................................61

TABLE 10-8 : PCI EXPANSION CONNECTOR...............................................................................................63

TABLE 10-10 : SERIAL PORT A DB9 MALE CONNECTOR ..........................................................................64

TABLE 10-11 : SERIAL PORT B DB9 MALE CONNECTOR (RS232)............................................................64

TABLE 10-12 : SERIAL PORT B DB9 MALE CONNECTOR (RS422)............................................................65

TABLE 10-13 : LAN CONNECTOR 8P RJ45...................................................................................................65

TABLE 12-1 : MTBF DATA...............................................................................................................................70

TVME8240 User Manual Issue 1.2.9 Page 9 of 70

1 Introduction

The TVME8240 is a VME single slot Single Board Computer (SBC) using the Motorola MPC8240

Embedded PowerPC Processor.

The board provides four single IndustryPack (IP) slots supporting single and double-sized IP modules

running at 8 MHz or 32 MHz and front I/O ribbon cable connectors.

1.1 Features

Processor MPC8240 Embedded PowerPC Processor

(Timer, DMA, I2C, Interrupt Controller)

FLASH Memory 1 Mbyte 8 bit wide socket Boot FLASH

8 Mbyte 64 bit wide on board Memory FLASH

System Memory 64 Mbyte 64 bit wide Synchronous DRAM

LAN Interface 21143 10/100Base-TX Ethernet Controller

21143 MII Port & LXT970 Fast Ethernet Transceiver for

RJ45 10/100Base-TX

21143 AUI Port for VME P2 10Base-T

IndustryPack Interface Four single-sized / Two double-sized

Industry Pack modules (16 bit) supported

8 MHz / 32 MHz selectable for each slot

Front I/O ribbon cable connectors

PCI Expansion Capability PMC-Span support

NVRAM & RTC 8 Kbyte (M48T59 device)

Asynchronous Serial Interface One fix RS232 Port (DB9, VME P2)

One RS232/RS422 Adapter Port (DB9,

VME P2) (RS232 Default)

Miscellaneous RESET switch

ABORT switch

Front panel status indicators

Form Factor Standard 6U VME

Table 1-1 : Features TVME8240

TVME8240 User Manual Issue 1.2.9 Page 10 of 70

1.2 Block Diagram

MCP8240

250Mhz

Memory

Controller

PCI-Bridge

SDRAM

64MB

FLASH

8MB

FLASH

1MB

(Two PLCCs

in sockets)

NVRAM, RTC

MK48T59

(Snaphat

Battery)

DB-9 M DB-9 M

2 Channel serial

PCI Expansion Connector

Fast Ethernet

DEC 21143

Option

PCI to IndustryPack

Bridge (4 IP Slots)

®

PCI to VME

Bridge

Tundra Universe II

P1

P2

RJ45

50 pin 50 pin 50 pin 50 pin

4 x 50 pin Flat Cable Connector

PCI Local Bus (32 bit/33 MHz)

88 8

IP A IP B IP C IP D

10BaseT/

100BaseT

6464

Figure 1-1 : Block Diagram TVME8240 Front I/O

IP Slot D

IP Slot B

IP Slot A

IP Slot C

PCI Expansion

P2 P1

SP 1

SP 2

Status

LED

ABT

RST

10/100 BaseT

TVME8240

-xx

Figure 1-2 : Block Diagram TVM8240 Board Layout Front I/O

TVME8240 User Manual Issue 1.2.9 Page 11 of 70

2 Description

2.1 Processor

The TVME8240 uses the Motorola MPC8240 Embedded PowerPC processor.

2.2 Local Memory Bus

The TVME8240 uses the MPC8240 integrated memory controller for accessing the local memory

devices.

The TVME8240 provides the following devices on the local memory bus:

• Board mounted Memory FLASH (8 Mbyte, 64 bit wide)

• Socket Boot FLASH (1Mbyte, 8 bit wide)

• SDRAM memory (64 Mbyte, 64 bit wide)

• NVRAM (8 Kbyte, 8 bit wide) / Real-Time Clock / Watchdog (M48T59 compatible)

• 16550 compatible Dual UART (8 bit wide)

• Utility Registers (8 bit wide)

2.2.1 FLASH Memory

The TVME8240 provides two banks of FLASH memory:

• Bank 0 consists of two 32-pin PLCC sockets each populated with a 512 K x 8 bit FLASH device for

a total of 1 Mbyte 8 bit wide Boot FLASH.

• Bank 1 consists of four 1 M x 16 bit on board FLASH devices providing a total of 8 Mbyte 64 bit

wide Memory FLASH.

2.2.2 SDRAM Memory

The TVME8240 provides four 8 M x 16 bit SDRAM devices, building up 64 Mbyte 64 bit wide SDRAM

memory.

2.2.3 NVRAM / Real-Time Clock

The TVME8240 uses an ST M48T59 compatible device to provide 8 KB of non-volatile static RAM and

real-time clock.

The M48T59 device consists of two parts:

• A 28-pin 330mil SO device which contains the RTC, 8 Kbyte SRAM and sockets for the Snaphat

battery.

• A Snaphat battery that is placed on top of the device.

Please refer to the M48T59 manual for details.

TVME8240 User Manual Issue 1.2.9 Page 12 of 70

2.2.4 16550 compatible Dual UART

The TVME8240 uses the Exar XR16C2550 16550 compatible Dual UART with a 1.8432 MHz clock-

oscillator providing two asynchronous serial ports.

Please refer to the XR16C2550 manual for details.

2.2.5 Utility Registers

The TVME8240 provides some additional registers for board control and status functions.

Please refer to the address map section of this manual for details.

2.3 PCI Bus

The TVME8240 implements a 32 bit, 33 MHz PCI bus.

The TVME8240 implements the following devices on the PCI bus:

• MPC8240 (PowerPC CPU, Local Memory Controller, Local PCI Bridge, PCI Arbiter, System Clock

Generation, Interrupt Controller)

• Universe-II (VME PCI Bridge)

• 21143 (10/100Base-TX Ethernet LAN Controller)

• PCI9030 (PCI Local Target Chip)

• Optional PCI Devices on PCI Expansion Connector (e.g. TEWS TECHNOLOGIES’ TVME230 IP-

Span or Motorola PMC-Span)

TVME8240 User Manual Issue 1.2.9 Page 13 of 70

2.3.1 PCI Arbiter Assignment

The TVME8240 uses the MPC8240 integrated PCI arbiter for arbitration of PCI devices.

The MPC8240 integrated PCI arbiter provides PCI arbitration for the MPC8240 itself and up to five

external PCI Masters.

The TVME8240 uses the following PCI arbiter assignment for the various PCI devices.

PCI Arbiter

GNT/REQ Line PCI Device

0 Universe-II (VME PCI Bridge)

1 21143 (LAN Controller)

2 SYM53C875 (SCSI Controller)

3 PCI Expansion (e.g. PMC-span)

4 N/A

Table 2-1 : PCI Arbiter Assignment

2.3.2 PCI IDSEL Assignment

The MPC8240 CPU provides capability for generating PCI configuration cycles.

The TVME8240 uses the following IDSEL assignment for the various on board PCI devices.

Device Number Address Line PCI Device

0d13 = 0b0_1101 AD13 Universe-II (VME PCI Bridge)

0d14 = 0b0_1110 AD14 21143 (LAN Controller)

0d15 = 0b0_1111 AD15 SYM53C875 (SCSI Controller)

0d16 = 0b1_0000 AD16 PCI9030 (PCI Target Chip)

Table 2-2 : PCI IDSEL Assignment

TVME8240 User Manual Issue 1.2.9 Page 14 of 70

2.4 VME Bus Interface

The TVME8240 uses the Universe-II VME PCI Bridge (Tundra) to build the VME interface.

The Universe-II VME PCI Bridge provides a 32 bit address / 32 bit data VME interface.

Please refer to the Universe-II manuals for details.

2.5 LAN Interface

The TVME8240 uses the 21143 10/100Base-TX Ethernet LAN Controller (Intel) with the LXT970 Fast

Ethernet Transceiver (Intel) on its MII interface to build the Ethernet interface.

A 10/100Base-TX Ethernet interface is available on an 8P RJ45 connector on the front panel.

A 10Base-T AUI interface is available at the VME P2 connector.

Please refer to the 21143 and LXT970 manuals for details.

2.6 IP Bus Interface

The TVME8240 uses a XC2S100 FPGA (Xilinx) for the IndustryPack interface logic.

The TVME8240 uses the PCI9030 PCI Target Chip (PLX Technologies) to access the IndustryPack

FPGA from the PCI bus.

Four single-sized IP slots (A–D) are provided. Double-sized IP modules (16 bit) can be used on

combined IP slots A/B or C/D. The clock rate for each IP slot is programmable to be 8 MHz or 32 MHz.

Please refer to the IP interface section for details.

2.7 PCI Expansion Interface

The TVME8240 provides a 114-pin PCI expansion connector for using existing VME PCI Expansion

Boards (e.g. TEWS TECHNOLOGIES’ TVME230 IP-Span or Motorola PMC-Span).

TVME8240 User Manual Issue 1.2.9 Page 15 of 70

2.8 Asynchronous Serial Interface

The TVME8240 provides two asynchronous serial interface ports used by the on board Dual UART.

Port A is a fix RS232 port.

Port B can be configured for RS232 or RS422 by an adapter card.

Both serial ports are available on DB9 male connectors on the front panel or on the VME P2

connector.

2.9 Interrupt Controller

The TVME8240 uses the MPC8240 integrated Embedded Programmable Interrupt Controller (EPIC)

in the serial mode.

The following interrupt sources are available:

Serial

Interrupt No. Edge / Level Polarity Interrupt Source

0 Level Low VME Bus Error

1 Edge Low ABORT Switch

2 Level Low 21143

3 Level Low SYM53C875

4 Level Low PCI9030

5 Level Low Universe-II LINT0

6 Level Low Universe-II LINT1

7 Level Low Universe-II LINT2

8 Level Low Universe-II LINT3

9 Level Low PCI Expansion INTA

10 Level Low PCI Expansion INTB

11 Level Low PCI Expansion INTC

12 Level Low PCI Expansion INTD

13 Level Low Real-Time Clock

14 Level Low UART Channel A

15 Level Low UART Channel B

Table 2-3 : EPIC Serial Interrupt Assignment

TVME8240 User Manual Issue 1.2.9 Page 16 of 70

2.10 Status Indicators

The TVME8240 provides four status indicators visible on the front panel.

Function Label Color Description

VME Bus System

Controller SYS Green

Indicates if the TVME8240 is the

VME Bus System Controller

Board Activity ACT Green Indicates Memory Bus or

PCI Bus activity

Board Failure FAIL Red User controlled

Active Fuse FUSE Red Indicates triggered fuses for IP

Interface / LAN power supply

Table 2-4 : Status Indicators

All status indicators are ON during a board reset.

2.11 Reset Switch

The TVME8240 provides a momentary RESET switch accessible on the front panel.

The RESET switch can be used to generate a board hardware reset.

2.12 Abort Switch

The TVME8240 provides a momentary ABORT switch accessible on the front panel.

The ABORT switch can be used to generate a CPU interrupt.

TVME8240 User Manual Issue 1.2.9 Page 17 of 70

3 Address Maps

The TVME8240 uses the MPC8240 address map B in host mode.

The following address maps reflect MPC8240 configuration register settings done by board

initialization software.

3.1 Address Map - Processor View

Processor Address

Start End

Size

(Byte) Description

0x0000_0000 TOP_DRAM DRAM_SIZE SDRAM Memory (64 bit wide)

64 Mbyte :

TOP_DRAM = 0x03FF_FFFF

TOP_DRAM

+ 1 0x3FFF_FFFF 1 G – DRAM_SIZE Reserved

0x4000_0000 0x7FFF_FFFF 1 G Reserved

0x8000_0000 0xFCEF_FFFF 2 G – 49 M PCI MEM Space

0xFCF0_0000 0xFCFF_FFFF 1 M MPC8240 EUMB

0xFD00_0000 0xFDFF_FFFF 16 M PCI MEM Space (0-based)

0xFE00_0000 0xFE00_FFFF 64 K PCI I/O Space (0-based)

0xFE01_0000 0xFE7F_FFFF 8 M – 64 K Reserved

0xFE80_0000 0xFEBF_FFFF 4 M PCI I/O Space (0-based)

0xFEC0_0000 0xFEDF_FFFF 2 M Configuration Address Register

0xFEE0_0000 0xFEEF_FFFF 1 M Configuration Data Register

0xFEF0_0000 0xFEFF_FFFF 1 M PCI Interrupt Acknowledge

0xFF00_0000 0xFF7F_FFFF 8 M Memory FLASH (64 bit wide)

0xFF80_0000 0xFFDF_FFFF 6 M Reserved

0xFFE0_0000 0xFFEF_FFFF 1 M Peripheral Devices (8 bit wide)

0xFFF0_0000 0xFFFF_FFFF 1 M Boot FLASH (8 bit wide)

Table 3-1 : Address Map – Processor View

Device Read Write

SDRAM All All

Memory FLASH All 64 bit Only

Peripheral Devices 8 bit Only 8 bit Only

Boot FLASH All 8 bit Only

Table 3-2 : Supported Transfer Sizes

TVME8240 User Manual Issue 1.2.9 Page 18 of 70

Processor Address Translated PCI Address

Start End Start End

PCI Space

0x8000_0000 0xFCEF_FFFF 0x8000_0000 0xFCEF_FFFF MEM

0xFD00_0000 0xFDFF_FFFF 0x0000_0000 0x00FF_FFFF MEM

0xFE00_0000 0xFE00_FFFF 0x0000_0000 0x0000_FFFF I/O

0xFE80_0000 0xFEBF_FFFF 0x0000_0080 0x00BF_FFFF I/O

Table 3-3 : PCI Address Translation

3.2 Address Map – PCI Memory Master View

PCI Memory Address

Start End

Size

(Byte) Description

0x0000_0000 TOP_DRAM DRAM_SIZE SDRAM Memory (64 bit wide)

64 Mbyte :

TOP_DRAM = 0x03FF_FFFF

TOP_DRAM

+ 1 0x3FFF_FFFF 1 G – DRAM_SIZE Reserved

0x4000_0000 0x7FFF_FFFF 1 G Reserved

0x8000_0000 0xFCEF_FFFF 2 G – 49 M PCI Memory Space

0xFCF0_0000 0xFCF0_0FFF 4 K PCI accessible MPC8240 EUMB

0xFCF0_1000 0xFCFF_FFFF 1 M – 4 K Reserved

0xFD00_0000 0xFDFF_FFFF 16 M SDRAM Memory (0-Based)

0xFE00_0000 0xFEFF_FFFF 16 M Reserved

0xFF00_0000 0xFF7F_FFFF 8 M Memory FLASH (64 bit wide)

0xFF80_0000 0xFFDF_FFFF 6 M Reserved

0xFFE0_0000 0xFFEF_FFFF 1 M Peripheral Devices (8 bit wide)

0xFFF0_0000 0xFFFF_FFFF 1 M Boot FLASH (8 bit wide)

Table 3-4 : Address Map – PCI Memory Master View

On the TVME8240 the MPC8240 responds as a target to PCI Memory cycles for accessing

SDRAM, PCI accessible MPC8240 EUMB, Memory FLASH, Peripheral Devices and Boot FLASH.

TVME8240 User Manual Issue 1.2.9 Page 19 of 70

3.3 Address Map – PCI I/O Master View

PCI I/O Address

Start End

Size

(Byte) Description

0x0000_0000 0x0000_FFFF 64 K PCI I/O Space

0x0001_0000 0x007F_FFFF 8 M – 64 K Reserved

0x0080_0000 0x00BF_FFFF 4 M PCI I/O Space

0x00C0_0000 0xFFFF_FFFF 4 G – 12 M Reserved

Table 3-5 : Address Map – PCI I/O Master View

The MPC8240 does not responding as a target to PCI I/O cycles.

3.4 Address Map – Peripheral Devices Detail

Address

Start End

Size

(Byte) Description

0xFFE0_0000 0xFFE0_1FFF 8 K NVRAM / RTC

0xFFE0_2000 0xFFE3_FFFF 256 K – 8 K Reserved

0xFFE4_0000 0xFFE4_0003 4 UTILITY REG

0xFFE4_0004 0xFFE7_FFFF 256 K – 4 Reserved

0xFFE8_0000 0xFFE8_0007 8 UART CH A

0xFFE8_0008 0xFFE8_000F 8 UART CH B

0xFFE8_0010 0xFFEF_FFFF 512 K -16 Reserved

Table 3-6 : Address Map – Peripheral Devices Detail

For read or write accesses to the Peripheral Devices only 8 bit (byte) transfer sizes are allowed.

For the NVRAM / RTC register map please refer to the M48T59 device documentation.

For the UART register map please refer to the XR16C2550 documentation.

TVME8240 User Manual Issue 1.2.9 Page 20 of 70

3.5 Address Map – Utility Register Detail

Address Size

(Byte) Register Name

0xFFE4_0000 1 CONTROL

0xFFE4_0001 1 STATUS

0xFFE4_0002 1 Reserved

0xFFE4_0003 1 LED

Table 3-7 : Address Map – Utility Register Detail

3.5.1 Control Register (0xFFE4_0000)

Bit Name Access Reset Function

0

(MSB) BOARD_RST R/W 0

0: Normal Board Operation

1: Assert Board Reset

1 I2C_EEP_WE R/W 0

0: I2C EEPROM Writes Disabled

1: I2C EEPROM Writes Enabled

2 MEM_FLASH_WE

R/W 0

0: Memory FLASH Writes Disabled

1: Memory FLASH Writes Enabled

3 BOOT_FLASH_WE

R/W 0

0: Boot FLASH Writes Disabled

1: Boot FLASH Writes Enabled

4 Reserved - -

Write as '0'

Undefined for Reads

5 VME_BERR_INT_EN R/W 0

0: VME Bus Error Interrupt Disabled

1: VME Bus Error Interrupt Enabled

6 Reserved - -

Write as '0'

Undefined for Reads

7

(LSB) Reserved - -

Write as '0'

Undefined for Reads

Table 3-8 : Control Register

A board reset is also performed at power-up.

A board reset will perform a general board hardware reset, re-configuration of the IP FPGA, PCI

reset and CPU reset.

If the TVME8240 is the VME bus system controller, a board reset will also trigger a VME bus

system reset.

Page is loading ...

TEWS TVME8240 User manual

TEWS TVME8240 User manual

Related papers

Other documents